- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8984 > AD5024BRUZ (Analog Devices Inc)IC DAC QUAD 12BIT 1LSB 16-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5024BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 15/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC QUAD 12BIT 1LSB 16-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| 設(shè)置時(shí)間： | 8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 30mW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類(lèi)型： | 4 電壓，雙極 |
| 采樣率（每秒）： | 125k |
| 產(chǎn)品目錄頁(yè)面： | 781 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD5024/AD5044/AD5064
Data Sheet
Rev. F | Page 22 of 28
POWER-ON RESET
The AD5024/AD5044/AD5064/AD5064-1 contain a power-on
reset circuit that initializes the registers to their default values
and controls the output voltage during power-up. By connecting
the POR pin low, the AD5024/AD5044/AD5064/AD5064-1
output powers up to zero scale. Note that this is outside the
linear region of the DAC; by connecting the POR pin high, the
AD5024/AD5044/AD5064/AD5064-1 output powers up to
midscale. The output remains powered up at this level until a
valid write sequence is made to the DAC. This is useful in
applications where it is important to know the state of the
output of the DAC while it is in the process of powering up.
There is also a software executable reset function that resets the
DAC to the power-on reset code. Command 0111 is designated
for this reset function (see Table 8). Any events on LDAC or
CLR during power-on reset are ignored. The power-on reset
circuit is triggered when VDD passes 2.6 V approximately and
takes 50 s to complete. No writes to the AD5024/AD5044/
AD5064/AD5064-1 should take place during this time. For
applications which have a slow VDD ramp time (for example,
more than 2 ms to 3ms), it is recommended that a software
reset command is written when the power supplies have
reached their final value.
POWER-DOWN MODES
The AD5024/AD5044/AD5064/AD5064-1 contain three
separate power-down modes. Command 0100 is designated for
the power-down function (see Table 8). These power-down
modes are software-programmable by setting two bits, Bit DB9
and Bit DB8, in the shift register. Table 12 shows how the state of
the bits corresponds to the mode of operation of the device.
Table 12. Modes of Operation
DB9
DB8
Operating Mode
0
Normal operation
Power-down modes:
0
1
1 k to GND
1
0
100 k to GND
1
Three-state
Any or all DACs (DAC D to DAC A) can be powered down to
the selected mode by setting the corresponding four bits (DB3,
DB2, DB1, DB0) to 1. See Table 13 for the contents of the shift
register during power-down/power-up operation.
When both Bit DB9 and Bit D8 in the shift register are set to 0,
the part works normally with its normal power consumption of
4 mA at 5 V. However, for the three power-down modes, the
supply current falls to 0.4 μA at 5 V. Not only does the supply
current fall, but the output stage is also internally switched from
the output of the amplifier to a resistor network of known values.
This has the advantage that the output impedance of the part is
known while the part is in power-down mode. There are three
different power-down options. The output is connected inter-
nally to GND through either a 1 k or a 100 k resistor, or it is
left open-circuited (three-state). The output stage is illustrated in
RESISTOR
NETWORK
VOUT
DAC
POWER-DOWN
CIRCUITRY
AMPLIFIER
06803-
011
Figure 51. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other
associated linear circuitry are shut down when the power-down
mode is activated. However, the contents of the DAC register
are unaffected when in power-down. The DAC register can be
updated while the device is in power-down mode. The time to
Table 13. 32-Bit Shift Register Contents for Power-Up/Power-Down Function
MSB
LSB
DB31
to
DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19
to
DB10
DB9
DB8
DB7
to
DB4
DB3
DB2
DB1
DB0
X
0
1
0
X
PD1
PD0
X
DAC D
DAC C
DAC B
DAC A
Don’t
cares
Command bits (C3 to C0)
Address bits (A3 to A0)—
don’t cares
Don’t
cares
Power-
down mode
Don’t
cares
Power-down/power-up channel
selection—set bit to 1 to select
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473E24B29SC | CONN PLUG 29POS STRAIGHT W/SCKT |
| VI-B03-MY-F3 | CONVERTER MOD DC/DC 24V 50W |
| VI-B03-MY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VE-26B-MW-F1 | CONVERTER MOD DC/DC 95V 100W |
| LTC1659IMS8#PBF | IC DAC 12BIT R-R 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5024BRUZ-REEL7 | 功能描述:IC DAC 12BIT QUAD SPI 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5024HB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
| AD5024HB-D71 | 功能描述:鼓風(fēng)機(jī) 50mm 24VDC 12CFM RoHS:否 制造商:Murata 產(chǎn)品:Blowers 電流類(lèi)型:DC 電源電壓:5.3 V 氣流:1 l/min 軸承類(lèi)型: 噪聲: 速度: 功率額定值: 框架尺寸 (mm):20 mm x 20 mm x 1.85 mm 外殼材料: 端接類(lèi)型:SMD/SMT 系列:MZB |
| AD5024HB-D71-LF | 功能描述:風(fēng)扇 50mm 24VDC 12CFM RoHS:否 制造商:Sanyo Denki 產(chǎn)品:Fans 電流類(lèi)型: 電源電壓:48 V 氣流:636 CFM 軸承類(lèi)型: 噪聲:83 dBA 速度:6400 RPM 功率額定值:264 W 框架尺寸 (mm):172 mm x 150 mm x 102 mm 外殼材料:Aluminum 端接類(lèi)型:Wire 系列: |
| AD5024LB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。