- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373868 > AD420AR-32 (ANALOG DEVICES INC) Circular Connector Cable Assembly; Connector Type A:Circular Plug; Connector Type B:Stripped End Leads; Cable Length:10ft RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | AD420AR-32 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Circular Connector Cable Assembly; Connector Type A:Circular Plug; Connector Type B:Stripped End Leads; Cable Length:10ft RoHS Compliant: Yes |
| 中文描述： | SERIAL INPUT LOADING, 2500 us SETTLING TIME, 16-BIT DAC, PDSO24 |
| 封裝： | MS-013AD, WSOIC-24 |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 144K |
| 代理商： | AD420AR-32 |
REV. F
–4–
AD420
Timing Requirements
(T
A
= –40
8
C to +85
8
C, V
CC
= +12 V to +32 V)
THREE-WIRE INTERFACE
CLOCK
DATA IN
LATCH
DATA OUT
CLOCK
DATA IN
LATCH
DATA OUT
WORD "N"
WORD "N + 1"
WORD "N – 1"
WORD "N"
1
0
1 1
0 0
1
0 0
1 1 1
0 0
1 1
1
0 0
1
(
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
(
1 0
1 1
B
B
B
B
t
CK
t
CL
t
CH
t
DS
t
DH
t
DW
t
LD
t
LL
t
LH
t
SD
Figure 2. Timing Diagram for Three-Wire Interface
Table II. Timing Specification for Three-Wire Interface
Parameter
Label
Limit
Units
Data Clock Period
Data Clock Low Time
Data Clock High Time
Data Stable Width
Data Setup Time
Data Hold Time
Latch Delay Time
Latch Low Time
Latch High Time
Serial Output Delay Time
Clear Pulsewidth
t
CK
t
CL
t
CH
t
DW
t
DS
t
DH
t
LD
t
LL
t
LH
t
SD
t
CLR
300
80
80
125
40
5
80
80
80
225
50
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns min
Three-Wire Interface Fast Edges on Digital Input
With a fast rising edge (<10 ns) on one of the serial inputs
(CLOCK, DATA IN, LATCH) while another input is logic
high, the part may be triggered into a test mode and the con-
tents of the data register may become corrupted, which may
result in the output being loaded with an incorrect value. If fast
edges are expected on the digital input lines, it is recommended
that the latch line remain at Logic 0 during serial loading of the
DAC. Similarly, the clock line should remain low during updates
of the DAC via the latch pin. Alternatively, the addition of
small value capacitors on the digital lines will slow down the
edge.
CLOCK
DATA IN
CLOCK
DATA IN
t
ADH
t
ACK
t
ADW
t
ACL
t
ADS
S
B
0
1
1
0
0
B
B
B
1
B
S
B
N
S
B
(INTERNALLY GENERATED LATCH)
EXPANDED TIME VIEW BELOW
CLOCK COUNTER STARTS HERE
CONFIRM START BIT
SAMPLE BIT 15
0
1
2
8
16
24
START BIT
DATA BIT 15
BIT 14
EXPANDED TIME VIEW BELOW
t
ACH
CLOCK
DATA IN
Figure 3. Timing Diagram for Asynchronous Interface
Table III. Timing Specifications for Asynchronous Interface
Parameter
Label
Limit Units
Asynchronous Clock Period
Asynchronous Clock Low Time
Asynchronous Clock High Time
Data Stable Width (Critical Clock Edge) t
ADW
Data Setup Time (Critical Clock Edge)
Data Hold Time (Critical Clock Edge)
Clear Pulsewidth
t
ACK
t
ACL
t
ACH
400
50
150
300
50
20
50
ns min
ns min
ns min
ns min
ns min
ns min
ns min
t
ADS
t
ADH
t
CLR
ASYNCHRONOUS INTERFACE
Note in the timing diagram for asynchronous mode operation
each data word is “framed” by a START (0) bit and a STOP
(1) bit. The data timing is with respect to the rising edge of the
CLOCK at the center of each bit cell. Bit cells are 16 clocks
long, and the first cell (the START bit) begins at the first clock
following the leading (falling) edge of the START bit. Thus the
MSB (D15) is sampled 24 clock cycles after the beginning of
the START bit, D14 is sampled at clock number 40, and so on.
During any “dead time” before writing the next word the
DATA IN pin must remain at Logic 1.
The DAC output updates when the STOP bit is received. In
the case of a “framing error” (the STOP bit sampled as a 0) the
AD420 will output a pulse at the DATA OUT pin one clock
period wide during the clock period subsequent to sampling the
STOP bit. The DAC output will not update if a “framing error”
is detected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD420 | Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC |
| AD420AN-32 | Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC |
| AD4360-8 | Integrated Synthesizer and VCO |
| AD45048ARZ-REEL | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048ARZ-REEL7 | Rail-to-Rail Upstream ADSL Line Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD420AR-32 | 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
| AD420AR-32-REEL | 功能描述:IC DAC SNGL 16BIT 24-SOIC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD420ARZ-32 | 功能描述:IC DAC SRL 16BIT 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD420ARZ-32-REEL | 功能描述:IC DAC SERIAL INPUT 16BIT 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD421 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。