- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373868 > AD420AN-32 (ANALOG DEVICES INC) Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC PDF資料下載
參數(shù)資料
| 型號： | AD420AN-32 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC |
| 中文描述： | SERIAL INPUT LOADING, 2500 us SETTLING TIME, 16-BIT DAC, PDIP24 |
| 封裝： | PLASTIC, MS-001, DIP-24 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 144K |
| 代理商： | AD420AN-32 |
REV. F
–7–
AD420
APPLICATIONS
CURRENT OUTPUT
The AD420 can provide 4 mA–20 mA, 0 mA–20 mA, or 0 mA–
24 mA output without any active external components. Filter
capacitors C1 and C2 can be any type of low cost ceramic ca-
pacitors. To meet the specified full-scale settling time of 3 ms,
low dielectric absorption capacitors (NPO) are required. Suit-
able values are C1 = 0.01
μ
F and C2 = 0.01
μ
F.
5
2
4
6
7
8
9
C1
C2
V
CC
20
21
23
V
LL
I
OUT
(4mA–20mA)
R
LOAD
REF
OUT
REF
IN
15
14
11
GND
RANGE
SELECT 1
RANGE
SELECT 2
CLEAR
LATCH
CLOCK
DATA IN
AD420
18
0.1
m
F
0.1
m
F
Figure 5. Standard Configuration
DRIVING INDUCTIVE LOADS
When driving inductive or poorly defined loads connect a
0.01
μ
F capacitor between I
OUT
(Pin 18) and GND (Pin 11).
This will ensure stability of the AD420 with loads beyond
50 mH. There is no maximum capacitance limit. The capacitive
component of the load may cause slower settling, though this
may be masked by the settling time of the AD420. A pro-
grammed change in the current may cause a back EMF voltage
on the output that may exceed the compliance of the AD420.
To prevent this voltage from exceeding the supply rails connect
protective diodes between I
OUT
and each of V
CC
and GND.
VOLTAGE-MODE OUTPUT
Since the AD420 is a single supply device, it is necessary to add
an external buffer amplifier to the V
OUT
pin to obtain a selec-
tion of bipolar output voltage ranges as shown in Figure 6.
6
7
8
9
C1
C2
V
CC
20
21
23
V
OUT
17
R2
REF
OUT
REF
IN
15
14
11
GND
RANGE
SELECT 1
RANGE
SELECT 2
CLEAR
LATCH
CLOCK
DATA IN
AD420
4
5
R1
R3
V
OUT
0.1
m
F
0.1
m
F
2
V
LL
Figure 6.
Table IV. Buffer Amplifier Configuration
R1
R2
R3
V
OUT
0 V–5 V
0 V–10 V
±
5 V
±
10 V
Open
Open
R
R
Open
R
Open
2R
0
R
R
2R
Suitable R = 5 k
.
OPTIONAL SPAN AND ZERO TRIM
For those users who would like lower than specified values of
offset and gain error, Figure 7 shows a simple way to trim these
parameters. Care should be taken to select low drift resistors
because they will affect the temperature drift performance of the
DAC.
The adjustment algorithm is iterative. The procedure for trim-
ming the AD420 in the 4 mA–20 mA mode can be accom-
plished as follows:
STEP I . . . OFFSET ADJUST
Load all zeros. Adjust RZERO for 4.00000 mA of output
current.
STEP II . . . GAIN ADJUST
Load all ones. Adjust RSPAN for 19.99976 mA (FS – 1 LSB) of
output current.
Return to STEP I and iterate until convergence is obtained.
6
7
8
9
C1
C2
V
CC
20
21
500
V
RSPAN
15
11
GND
RANGE
SELECT1
RANGE
SELECT2
CLEAR
LATCH
CLOCK
DATA IN
AD420
19
4
2
V
LL
I
OUT
(4mA–20mA)
R
LOAD
18
5k
RSPAN2
V
REF
14
23
16
10k
RZERO
5
BOOST
0.1
m
F
0.1
m
F
Figure 7. Offset and Gain Adjust
Variation of RZERO between REF OUT (5 V) and GND leads
to an offset adjust range from –1.5 mA to 6 mA, (1.5 mA/V
centered at 1 V).
The 5 k
RSPAN2 resistor is connected in parallel with the
internal 40
sense resistor, which leads to a gain increase of
+0.8%.
As RSPAN is changed to 500
, the voltage on REF IN is
attenuated by the combination of RSPAN and the 30 k
REF IN input resistance. When added together with RSPAN2
this results in an adjustment range of –0.8% to +0.8%.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD4360-8 | Integrated Synthesizer and VCO |
| AD45048ARZ-REEL | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048ARZ-REEL7 | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048AR-REEL | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048AR-REEL7 | Rail-to-Rail Upstream ADSL Line Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD420ANZ-32 | 功能描述:IC DAC SRL 16BIT 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD420AR-32 | 功能描述:IC DAC SRL 16BIT 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD420AR-32 | 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
| AD420AR-32-REEL | 功能描述:IC DAC SNGL 16BIT 24-SOIC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD420ARZ-32 | 功能描述:IC DAC SRL 16BIT 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。