- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373866 > AD2S1200WST (ANALOG DEVICES INC) 12-Bit R/D Converter with Reference Oscillator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD2S1200WST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 位置變換器 |
| 英文描述： | 12-Bit R/D Converter with Reference Oscillator |
| 中文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP44 |
| 封裝： | LQFP-44 |
| 文件頁數(shù)： | 12/24頁 |
| 文件大?。?/td> | 390K |
| 代理商： | AD2S1200WST |
AD2S1200
ABSOLUTE POSITION AND VELOCITY OUTPUT
The angular position and angular velocity are represented by
binary data and can be extracted either via a 12-bit parallel
interface or a 3-wire serial interface that operates at clock rates
up to 25 MHz. The chip select pin, CS, must be held low to
enable the device. Angular position and velocity can be selected
using a dedicated polarity input, RDVEL.
SOE Input
The serial output enable pin, SOE, is held high to enable the
parallel interface. The SOE pin is held low to enable the serial
interface, which places pins (DB0–DB9) in the high impedance
state, while DB11 is the serial output (SO), and DB10 is the
serial clock input (SCLK).
Data Format
The digital angle signal represents the absolute position of the
resolver shaft as a 12-bit unsigned binary word. The digital
velocity signal is a 12-bit twos complement word, which
represents the velocity of the resolver shaft rotating in either a
clockwise or a counterclockwise direction.
Rev. 0 | Page 12 of 24
Finally, the RD input is used to read the data from the output
register and to enable the output buffer. The timing
requirements for the read cycle are illustrated in Figure 7.
SAMPLE Input
Data is transferred from the position and velocity integrators
respectively to the position and velocity registers following a
high to low transition of the SAMPLE signal. This pin must be
held low for at least t
1
ns to guarantee correct latching of the
data. RD should not be pulled low before this time. Also, a
rising edge of SAMPLE resets the internal registers that contain
the minimum and maximum magnitude of the monitor signal.
PARALLEL INTERFACE
The angular position and angular velocity are available on the
AD2S1200 in two 12-bit registers, which can be accessed via the
12-bit parallel port. The parallel interface is selected holding the
SOE pin high. Data is transferred from the velocity and position
integrators, respectively, to the position and velocity registers
following a high-to-low transition on the SAMPLE pin. The
RDVEL polarity pin selects which register from the position or
the velocity registers is transferred to the output register. The CS
pin must be held low to transfer the selected data register to the
output register. Finally, the RD input is used to read the data
from the output register and to enable the output buffer. The
timing requirements for the read cycle are shown in Figure 7.
SAMPLE Input
Data is transferred from the position and velocity integrators,
respectively, to the position and velocity registers following a
high-to-low transition on the SAMPLE signal. This pin must be
held low for at least t
1
ns to guarantee correct latching of the
data. RD should not be pulled low before this time since data
would not be ready. The converter will continue to operate
during the read process. Also, a rising edge of SAMPLE resets
the internal registers that contain the minimum and maximum
magnitude of the monitor signal.
CS Input
The device will be enabled when CS is held low.
RDVEL Input
RDVEL input is used to select between the angular position and
velocity registers as shown in Figure 7. RDVEL is held high for
angular position and low for angular velocity. The RDVEL pin
must be set (stable) at least t
4
ns before the RD pin is pulled low.
RD Input
The 12-bit data bus lines are normally in a high impedance
state. The output buffer is enabled when CS and RD are held
low. A falling edge of the RD signal transfers data to the output
buffer. The selected data is made available to the bus to be read
within t
6
ns of the RD pin going low. The data pins will return to
high impedance state when the RD returns to high state, within
t
7
ns. If the user is reading data continuously, RD can be
reapplied a minimum of t
5
ns after it was released.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD2S1200YST | 12-Bit R/D Converter with Reference Oscillator |
| AD2S1205WSTZ | 12-Bit R/D Converter with Reference Oscillator |
| AD2S1205 | 12-Bit R/D Converter with Reference Oscillator |
| AD2S1205YSTZ | 12-Bit R/D Converter with Reference Oscillator |
| AD2S44UMY4B | Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD2S1200WSTZ | 功能描述:IC R/D CONV W/REF OSCIL 44-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD2S1200WSTZSTZ | 制造商:Analog Devices 功能描述:ANAAD2S1200WSTZ |
| AD2S1200YST | 制造商:Analog Devices 功能描述:Resolver to Digital 12-Bit Parallel/Serial (3-Wire, SPI) 制造商:Rochester Electronics LLC 功能描述:12-BIT R/D CONVERTER W/REF OSCILLATOR - Bulk 制造商:Analog Devices 功能描述:IC 12BIT ADC REF OSC SMD 2S1200 |
| AD2S1200YSTZ | 功能描述:IC CONV R/D 12-BIT W/OSC 44-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD2S1200YSTZ | 制造商:Analog Devices 功能描述:IC 12BIT ADC REF OSC SMD 2S1200 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。