參數(shù)資料
型號(hào)： AD1992ACPZRL
廠商： ANALOG DEVICES INC
元件分類(lèi)： 音頻／視頻放大
英文描述： Audio Switching Amplifier
中文描述： 2 CHANNEL, AUDIO AMPLIFIER, QCC64
封裝： 9 X 9 MM, LEAD FREE, MO-220VMMD-4, LFCSP-64
文件頁(yè)數(shù)： 15/20頁(yè)
文件大?。?/td> 346K
代理商： AD1992ACPZRL
AD1992
The power supply for the output stage of the AD1992, PV
DD
,
should be in the 8 V to 20 V range and should be capable of
supplying enough current to drive the load. Connect the power
supply across the PVDD and PGND pins. The feedback pins,
NFR+, NFR, NFL+, and NFL, supply negative feedback to the
modulator as described in the Setting the Modulator Gain section.
Rev. 0 | Page 15 of 20
For reactive loads, the impedance can only be below the
recommended threshold over a small portion of the amplifier’s
bandwidth. In these cases, the amplifier can enter overcurrent
shutdown in response to even small input signals in those
frequency bands. When designing a system, use the minimum
load impedance over the entire range of amplified frequencies
when calculating current output rather than the average or
nominal load impedance ratings often cited by loudspeaker
driver manufacturers.
Output Transistor Nonoverlap Time
The AD1992 allows the user to select from one of eight different
nonoverlap times, as shown in Figure 36. Nonoverlap time
prevents or minimizes the period during which both the high-
side and low-side devices are on simultaneously due to propagation
delays and nonzero rise and fall times. If both the upper and
lower portions of a half-bridge conduct simultaneously, there is a
path directly from the power supply to ground and an induced
current flow known as shoot-through. However, introducing
this delay increases distortion by pushing the switching pattern
further from an ideal two-state waveform. Selecting the
nonoverlap delay requires a compromise between distortion
and efficiency. The logic levels on the three delay control pins,
DCTRL2, DCTRL1, and DCTRL0, set the nonoverlap time
according to Table 12. The state of DCTRL[2:0] is read on the
rising edge of RESET and should not be changed while RESET
is logic high.
Table 12. Nonoverlap Time Settings
DCTRL2
DCTRL1
DCTRL0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Nonoverlap Time (ns)
1
62
49
37
24
15
13.5
12
9
1
Values are typical and are not production tested.
HIGH-SIDE
GATE DRIVE
LOW-SIDE
GATE DRIVE
t
NOL
t
NOL
0
Figure 36. Half-Bridge Nonoverlap Delay Timing
The shortest setting (DCTRL[2:0] = 111) or the second shortest
setting (DCTRL[2:0] = 111) is recommended for most applications.
These two settings allow a small trade-off between efficiency
and distortion. Longer nonoverlap times generally increase
distortion while providing little or no decrease in shoot-
through current.
CLOCKING
The AD1992 Σ-Δ modulator requires an external clock source
with a nominal frequency of 12.288 MHz. This clock can come
from a crystal or from an existing clock signal in the application
circuit. The discrete time portions of the modulator run internally
at 6.144 MHz, corresponding to 128 × f
S
, where f
S
= 48 kHz.
As mentioned in the Σ-Δ Modulator section, the modulator has
a noise-shaping effect such that SNR is increased within the
audio band by shifting modulator quantization noise upward in
frequency. For an external clock frequency of 12.288 MHz, the
modulator’s noise-shaping works in a manner that results in a
flat noise floor at the amplifier output for frequencies 20 kHz
and below. Above 20 kHz, the amplifier noise rises due to the
spectral shaping of the modulator quantization noise. At very high
frequencies, the noise floor levels off and decreases due to poles in
the modulator noise-transfer function and in the external LC filter.
The clock frequency does not have to be exactly equal to
12.288 kHz and can vary by up to ±10%. For other rates, the
noise corner scales linearly with frequency. When the modulator
runs at a rate lower than nominal, the average power stage
switching frequency decreases, the efficiency increases slightly,
and the noise floor begins to rise at a slightly lower frequency.
Likewise, a faster clock gives slightly increased bandwidth and
slightly lower efficiency.
Using a Crystal Oscillator
The AD1992 can use a crystal connected to the CLKI and
CLKO pins as a master clock source, as shown in Figure 37. The
CLKI and CLKO pins connect to an internal inverter to create a
full resonator. The typical values shown work in many applications,
but the crystal manufacturer should provide the exact type and
value of the capacitors and the resistor.
C
C
22pF
22pF
XTAL
47
0
Figure 37. Crystal Connection
相關(guān)PDF資料
PDF描述
AD1992ACPZRL7 Audio Switching Amplifier
AD22105(中文) Low Voltage, Resistor Programmable Thermostatic Switch(低壓,電阻可編程固態(tài)溫度調(diào)節(jié)開(kāi)關(guān))
AD260 High Speed, Logic Isolator with Power Transformer(數(shù)字隔離放大器)
AD2S75 UNIVERSAL SYNCHRO RESOLVER TRANSFORMER ISOLATED INTERFACE
AD2S75AM UNIVERSAL SYNCHRO RESOLVER TRANSFORMER ISOLATED INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1992ACPZRL7 制造商:Analog Devices 功能描述:Audio Amp Speaker 1-CH Mono/2-CH Stereo 20W Class-D 64-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:AUD AMP SPKR 1CH MONO/2CH STEREO 20W/10W CLS-D 64LFCSP EP - Tape and Reel
AD1994 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Audio Switching Amplifier
AD1994_06 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Audio Switching Amplifier
AD1994ACPZ 制造商:Analog Devices 功能描述:Audio Amp Speaker 1-CH Mono/2-CH Stereo 50W Class-D 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:AUD AMP SPKR 1CH MONO/2CH STEREO 50W/25W CLS-D 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:AMP STEREO SMD LFCSP-64 1994
AD1994ACPZRL 制造商:Analog Devices 功能描述:Audio Amp Speaker 1-CH Mono/2-CH Stereo 50W Class-D 64-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:AUD AMP SPKR 1CH MONO/2CH STEREO 50W/25W CLS-D 64LFCSP EP - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*