- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375230 > AD1892 (Analog Devices, Inc.) Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD1892 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器) |
| 中文描述： | 集成數(shù)字接收器/頻率轉(zhuǎn)換器（數(shù)字音頻接收器/采樣率轉(zhuǎn)換器） |
| 文件頁數(shù)： | 9/24頁 |
| 文件大小： | 250K |
| 代理商： | AD1892 |
AD1892
REV. 0
–9–
As noted above, the Channel Status bit from each subframe
accumulates over a 192 subframe period. The standards allow for
the Channel Status bit in each subframe to be independent, but
ordinarily the Channel Status bit in the two subframes of each
frame are the same. The Channel Status bits are defined
VALIDITY
USER DATA
CHANNEL STATUS DATA
EVEN PARITY BIT
MSB
AUDIO DATA
V
U
C
P
27 28 29 30 31
LSB
AUX DATA
PREAMBLE
8
7
4
3
0
A0
B0
A1
B1
A2
B2
(EXPANDED)
A = LEFT CHANNEL
B = RIGHT CHANNEL
(EXPANDED)
A0 B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7 B7 A8 B8
A188 B188 A189 B189 A190 B190 A191 B191
SUBFRAME
FRAME
CHANNEL STATUS BLOCK (384 AUDIO SAMPLES)
192 LEFT, 192 RIGHT
Figure 5. Block, Frame and Subframe Organization
RESERVED
7
EMPHASIS
AUDIO
PRO = 0
BYTE 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
7
15
23
31
39
191
BBIT
6
5
4
3
2
1
BIT 0
CATEGORY CODE
SOURCE NUMBER
RESERVED
F
S
MODE
COPY
L
CHANNEL NUMBER
CLOCK ACCURACY
Figure 6. Consumer Channel Status Block Structure
differently for the consumer audio standards and the profes-
sional audio standards. The 192 Channel Status bits are
organized into 24 bytes and have the interpretations shown in
Figures 6 through 16.
7
EMPHASIS
LOCK
F
S
AUDIO
PRO = 1
BYTE 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
7
15
23
31
39
47
55
87
119
151
183
191
BLOCK
BIT
6
5
4
3
2
1
BIT 0
CHANNEL MODE
USER BIT MANAGEMENT
RESERVED
WORD LENGTH
AUX USE
RESERVED
RESERVED
REFERENCE
RESERVED
ALPHANUMERIC CHANNEL ORIGIN DATA
ALPHANUMERIC CHANNEL DESTINATION DATA
LOCAL SAMPLE ADDRESS CODE
(32-BIT BINARY)
TIME OF DAY CODE
(32-BIT BINARY)
RESERVED
RELIABILITY FLAGS
CYCLIC REDUNDANCY CHECK CHARACTER
Figure 7. Professional Channel Status Block Structure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1893JN | Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter |
| AD1893JST | Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter |
| AD1893 | Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter(低成本采樣端口16位立體聲異步采樣率轉(zhuǎn)換器) |
| AD1895 | 3 V/5 V Digital Audio Receiver,External APLL(數(shù)字音頻接收器) |
| AD1970 | Digital BTSC Encoder with Integrated ADC and DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1892JR | 制造商:Analog Devices 功能描述:Receiver/Rate Converter 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:INTEGRATED DIG.RECEIVER/RATE CONVERTER - Bulk |
| AD1892JRRL | 制造商:Analog Devices 功能描述:Receiver/Rate Converter 28-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:INTEGRATED DIG.RECEIVER/RATE CONVERTER - Bulk |
| AD1892JRZ | 制造商:Analog Devices 功能描述:Receiver/Rate Converter 28-Pin SOIC W |
| AD1893 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter |
| AD1893JN | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin PDIP W 制造商:Rochester Electronics LLC 功能描述:LOW COST ASRC PDIP 28-PIN - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。