Pin Name (I2
參數(shù)資料
型號(hào): AD1836AASZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 10/24頁(yè)
文件大小: 0K
描述: IC CODEC 4ADC/6DAC 24BIT 52MQFP
標(biāo)準(zhǔn)包裝: 1
類型: 通用
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 4 / 6
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 105 / 108
動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 105 / 108
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 52-QFP
供應(yīng)商設(shè)備封裝: 52-MQFP(10x10)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: AD1836AASZRLDKR
AD1836A
Data Sheet
Rev. A | Page 18 of 24
Table 11. Pin Function Changes in AUX Mode
Pin Name (I2S/AUX Mode)
I2S Mode
AUX Mode
ASDATA1(O)
I2S Data Out, Internal ADC1
TDM Data Out, to SHARC
ASDATA2(O)/DAUXDATA(O)
I2S Data Out, Internal ADC2
AUX—I2S Data Out (to External DAC)
DSDATA1(I)
I2S Data In, Internal DAC1
TDM Data In, from SHARC
DSDATA2(I)/AAUXDATA(I)
I2S Data In, Internal DAC2
AUX—I2S Data In 1 (to External ADC)
DSDATA3(I)/AAUXDATA2(I)
I2S Data In, Internal DAC3
AUX—I2S Data In 2 (to External ADC)
ALRCLK(O)
LRCLK for Internal ADC1, ADC2
TDM Frame Sync Out, to SHARC
ABCLK(O)
BCLK for Internal ADC1, ADC2
TDM BCKL Out, to SHARC
DLRCLK(I)/AUXLRCLK(I/O)
LRCLK In/Out Internal DACs
AUX LRCLK In/Out, Driven by External IRCLK from ADC (in slave mode).
In master mode, driven by internal MCLK/512.
DBCLK(I)/AUXBCLK(I/O)
BCLK In/Out Internal DACs
AUX BCLK In/Out, Driven by External BCLK from ADC (in slave mode).
In master mode, driven by internal MCLK/8.
AUXDATA1
ASDATA2/DAUXDATA
DATA TO EXT DAC
BCLK AND LRCLK FOR
EXT DAC COMES FROM
ADC BCLK, LRCLK.
MUST BE IN I2S MODE.
ADC
SYNC SIGNAL DERIVED FROM AUXLRCLK USED TO
RESET INTERNAL ADC COUNTER
ASDATA1
AUXDATA
I2S FORMATTER
MUX
AUXLRCLK
2 AUX
CHANNELS
6-CH
DAC
6 MAIN
CHANNELS
DAC
SPORT
DSDATA1
DSDATA2
DSDATA3
LRCLK
BCLK
SPORT
SYNC
4 ADCS
AUXBCLK
AUXLRCLK
AUXDATA2
I2S
DECODE
LRCLK
ABCLK
ASDATA1
ALRCLK
ABCLK
ASDATA1
DATA TO SHARC
INDICATES MUX POSITION FOR AUX-TDM MODE
MASTER/SLAVE MODE,
FROM ADC SPI PORT
FROM SHARC
FROM EXT A/D
DSDATA1
DSDATA2/AUXDATA1
DSDATA3/AUXDATA2
DLRCLK/AUXLRCLK
MCLK
TIMING GEN
LRCLK BCLK
DBCLK/AUXBCLK
MUX
AUXBCLK
MUX
I2S
Figure 12. Extended TDM Mode (Internal Flow Diagram)
相關(guān)PDF資料
PDF描述
HR25A-9P-16P CONN PLUG 16POS MALE CIRCULAR
VE-B7T-IX-B1 CONVERTER MOD DC/DC 6.5V 75W
VE-B7T-IW-B1 CONVERTER MOD DC/DC 6.5V 100W
AD1836AASZ IC CODEC 4ADC/6DAC 24 BIT 52MQFP
VE-B50-IW-B1 CONVERTER MOD DC/DC 5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1836ACS 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD1836ACSRL 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel 96 kHz Codec
AD1836ACSZ 功能描述:IC CODEC 4ADC/6DAC 24 BIT 52MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
AD1836A-DBRD 制造商:Analog Devices 功能描述:Evaluation Board For Multi-Channel 96 KHz Codec 制造商:Rochester Electronics LLC 功能描述:EVAL BD FOR MULTI CHANNEL 96KHZ CODEC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS))
AD1836AS 制造商:Rochester Electronics LLC 功能描述:ULTI CHANNEL 96KHZ CODEC - Bulk