- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373859 > AD1833ACST (ANALOG DEVICES INC) ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% PDF資料下載
參數(shù)資料
| 型號： | AD1833ACST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| 中文描述： | SERIAL INPUT LOADING, 24-BIT DAC, PQFP48 |
| 封裝： | 1.40 MM HEIGHT, LOW PROFILE, PLASTIC, MS-026BBC, QFP-48 |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 687K |
| 代理商： | AD1833ACST |
REV. 0
AD1833A
–6–
PIN CONFIGURATION
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
48 47 46 45 44
39 38 37
43 42 41 40
PIN 1
TOP VIEW
(Not to Scale)
OUTRP1
OUTRN1
AV
DD
AV
DD
AGND
AGND
AGND
DGND
DV
DD2
RESET
ZERO1L
ZERO1R
OUTLP1
OUTLN1
AV
DD
AV
DD
AGND
AGND
AGND
DGND
DV
DD1
ZEROA
ZERO3R
ZERO3L
AD1833A
O
O
O
O
A
D
F
F
A
O
O
O
O
Z
C
C
C
L
B
M
S
S
S
S
Z
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic IN/OUT
Description
1
2
3, 4, 33, 34, 44
5, 6, 7, 30, 31, 32, 41
8, 29
9
10
11
12
13
14
15
16
17
OUTLP1
OUTLN1
AV
DD
AGND
DGND
DV
DD1
ZEROA
ZERO3R
ZERO3L
ZERO2R
CLATCH
CDATA
CCLK
L/RCLK
O
O
DAC 1 Left Channel Positive Output.
DAC 1 Left Channel Negative Output.
Analog Supply.
Analog Ground.
Digital Ground.
Digital Supply to Core Logic.
Flag to Indicate Zero Input on All Channels.
Flag to Indicate Zero Input on Channel 3 Right.
Flag to Indicate Zero Input on Channel 3 Left.
Flag to Indicate Zero Input on Channel 2 Right.
Latch Input for Control Data (SPI Port).
Serial Control Data Input (SPI Port).
Clock Input for Control Data (SPI Port).
Left/Right Clock for DAC Data Input; FSTDM Input in TDM Slave Mode;
FSTDM Output in TDM Master Mode.
Bit Clock for DAC Data Input; BCLKTDM Input in TDM Slave Mode; BCLKTDM
Output in TDM Master Mode.
Master Clock Input.
Data Input for Channel 1 Left/Right (Data Stream Input in TDM and Packed Modes).
Data Input for Channel 2 Left/Right (L/RCLK Output to Auxiliary DAC in
TDM Mode).
Data Input for Channel 3 Left/Right (BCLK Output to Auxiliary DAC in TDM Mode).
Auxiliary I
2
S Output (Available in TDM Mode).
Flag to Indicate Zero Input on Channel 2 Left.
Flag to Indicate Zero Input on Channel 1 Right.
Flag to Indicate Zero Input on Channel 1 Left.
Power-Down and Reset Control.
Power Supply to Output Interface Logic.
DAC 1 Right Channel Negative Output.
DAC 1 Right Channel Positive Output.
DAC 2 Right Channel Negative Output.
DAC 2 Right Channel Positive Output.
DAC 3 Right Channel Negative Output.
O
O
O
O
I
I
I
I/O
18
BCLK
I/O
19
20
21
MCLK
SDIN1
SDIN2
I
I
I/O
22
23
24
25
26
27
28
35
36
37
38
39
SDIN3
SOUT
ZERO2L
ZERO1R
ZERO1L
RESET
DV
DD2
OUTRN1
OUTRP1
OUTRN2
OUTRP2
OUTRN3
I/O
O
O
O
O
I
O
O
O
O
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1833ACST-REEL | 24-Bit, 192 kHz, DAC |
| AD1833AAST-REEL | 24-Bit, 192 kHz, DAC |
| AD1833 | Multichannel 24-Bit, 192 kHz, DAC |
| AD1833AST | Multichannel 24-Bit, 192 kHz, DAC |
| AD1835 | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1833ACST-REEL | 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC I.C. - Tape and Reel |
| AD1833ACSTZ | 功能描述:IC DAC AUDIO 24BIT 6CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD1833AST | 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC - Tape and Reel |
| AD1833AST-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD1833CST | 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。