- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373859 > AD1819B (Analog Devices, Inc.) AC’97 SoundPort Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1819B |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | Codec |
| 英文描述： | AC’97 SoundPort Codec |
| 中文描述： | AC\u0026#39;97音效SoundPort編解碼器 |
| 文件頁數(shù)： | 18/28頁 |
| 文件大?。?/td> | 245K |
| 代理商： | AD1819B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1819B
–18–
REV. 0
Sample Rate 0 (Index 78h)
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
h
8
7
0
e
R
e
m
a
S
5
1
0
R
S
4
1
0
R
S
3
1
0
R
S
2
1
0
R
S
1
1
0
R
S
0
1
0
R
S
9
0
R
S
8
0
R
S
7
0
R
S
6
0
R
S
5
0
R
S
4
0
R
S
3
0
R
S
2
0
R
S
1
0
R
S
0
0
R
S
h
0
8
B
B
SR0 [15:0]
Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h)
in 1 Hz increments. Programming a value greater than 48 kHz or less than 7 kHz may cause unpredictable results.
Sample Rate 1 (Index 7Ah)
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
h
A
7
1
e
R
e
m
a
S
5
1
1
R
S
4
1
1
R
S
3
1
1
R
S
2
1
1
R
S
1
1
1
R
S
0
1
1
R
S
9
1
R
S
8
1
R
S
7
1
R
S
6
1
R
S
5
1
R
S
4
1
R
S
3
1
R
S
2
1
R
S
1
1
R
S
0
1
R
S
h
0
8
B
SR1 [15:0]
Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h)
in 1 Hz increments. The sample rate may be multiplied by 8/7 or 10/7 by setting Bits D6 and D5 in Register 76h.
Vendor ID (Index 7Ch–7Eh)
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
h
C
7
1
D
I
r
o
d
n
e
V
7
F
6
F
5
F
4
F
3
F
2
F
1
F
0
F
7
S
6
S
5
S
4
S
3
S
2
S
1
S
0
S
h
4
4
1
4
S [7:0]
F [7:0]
This register is ASCII encoded to “A.”
This register is ASCII encoded to “D.”
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
h
E
7
2
D
I
r
o
d
n
e
V
7
T
6
T
5
T
4
T
3
T
2
T
1
T
0
T
7
V
E
R
6
V
E
R
5
V
E
R
4
V
E
R
3
V
E
R
2
V
E
R
1
V
E
R
0
V
E
R
h
3
0
3
5
T [7:0]
REV [7:0]
This register is ASCII encoded to “S.”
Revision Register field contains the revision number.
These bits are read-only and should be verified before accessing vendor-defined features.
DIGITAL INTERFACE
AD1819B AC-Link Digital Serial Interface Protocol
The AD1819B incorporates an AC'97 5-pin digital serial interface that links it to a digital controller. AC-Link is a bidirectional, fixed
rate, serial PCM digital stream. It handles multiple input, and output audio streams, as well as control register accesses employing a
time division multiplexed (TDM) scheme. The AC-Link architecture divides each audio frame into 12 outgoing and 12 incoming
data streams, up to 20-bit sample resolution. The AD1819B uses 16-bit samples. The data streams include:
AC ’97 Protocol
TAG
1 Input and Output
Control
2 Output Slots
Control Register Write Port
Status
2 Input Slots
Control Register Read Port
PCM Playback
2 Output Slots
2-Channel Composite PCM Output Stream
PCM Record Data
2 Input Slots
2-Channel Composite PCM Input Stream
Synchronization of all AC-Link data transactions is signaled by the AC’97 controller. The AD1819B drives the serial bit clock onto
AC-Link, which the AC’97 controller then qualifies with a synchronization signal to construct audio frames.
SYNC, which is fixed at 48 kHz, is derived by dividing down the serial bit clock (BIT_CLK) by 256. The BIT_CLK is fixed at
12.288 MHz. AC-Link serial data is updated on each rising edge of BIT_CLK. The receiver of AC-Link data, the AD1819B for outgo-
ing data and the AC’97 controller for incoming data, samples each serial bit on the falling edge of BIT_CLK. SYNC must remain
high for a minimum of 1 BIT_CLK up to a maximum duration of 16 BIT_CLKs at the beginning of each audio frame. The first 16
bits of the audio frame is defined as the “Tag Phase.” The remainder of the audio frame is the “Data Phase.” The AD1819B uses
SYNC to define the beginning of the audio frame.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1833A | 24-Bit, 192 kHz, DAC |
| AD1833AAST | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1833ACST | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1833ACST-REEL | 24-Bit, 192 kHz, DAC |
| AD1833AAST-REEL | 24-Bit, 192 kHz, DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1819BJST | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP 制造商:Analog Devices 功能描述:IC CODEC AC'97 VERSION 2.1 |
| AD1819BJST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP T/R |
| AD1819BJSTZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP 制造商:Analog Devices 功能描述:Audio CODEC IC |
| AD1819BJSTZ-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP T/R |
| AD1819JST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Soundcard Circuits |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。