參數(shù)資料
型號: AD1555-AD1556
廠商: Analog Devices, Inc.
英文描述: 24-Bit ADC WITH LOW NOISE PGA
中文描述: 24位ADC與低噪聲PGA巡回
文件頁數(shù): 10/24頁
文件大?。?/td> 429K
代理商: AD1555-AD1556
REV. B
AD1555/AD1556
–10–
AD1555 PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
2
AGND1
PGAOUT
Analog Ground
Programmable Gain Amplifier Output.
The output of the on-chip programmable gain amplifier is
available at this pin. Refer to Table III for PGA gain settings selection.
Positive Analog Supply Voltage. +5 V nominal.
Negative Analog Supply Voltage. –5 V nominal.
Mux Input. Noninverting signal to the PGA mux input. Refer to Table III for input selection.
Mux Input. Inverting signal to the PGA mux input. Refer to Table III for input selection.
Mux Input. Noninverting test signal to the PGA mux input. Refer to Table III for input selection.
Mux Input. Inverting test signal to the PGA mux input. Refer to Table III for input selection.
Pin for Factory Use Only. This pin must be kept not connected for normal operation.
Modulator Control. These input pins control the mux selection, the PGA gain settings, and the
standby modes of the AD1555. When used with the AD1556, these pins are generally directly tied
to the CB0–CB4 output pins of the AD1556. CB0–CB2 are generally used to set the PGA gain or
cause it to enter in the PGA standby mode (refer to Table III). CB3 and CB4 select the mux input
voltage applied to the PGA as described in Table III.
Modulator Error. Digital output that is pulsed high if an overrange condition occurs in the modulator.
Digital Ground
Modulator Output.
The bitstream generated by the modulator is output in a return-to-zero data
format. The data is valid for approximately one-half a MCLK cycle. Refer to Figure 3.
Clock Input. The clock input signal, nominally 256 kHz, provides the necessary clock for the
Σ
-
modulator. When this input is static, AD1555 is in the power-down mode.
Positive Digital Supply Voltage. 5 V Nominal.
Analog Ground. Used as the ground reference for the REFIN pin.
DAC Reference Filter.
The reference input is internally divided and available at this pin to provide
the reference for the - modulator. Connect an external 22
μ
F (5 V min) tantalum capacitor from
REFCAP1 to AGND3 to filter the external reference noise.
Reference Filter.
The reference input is internally divided and available at this pin.
Reference Input. This input accepts a 3 V level that is internally divided to provide the reference for
the
Σ
-
modulator.
Analog Ground.
Modulator Input.
Analog input to the modulator. Normally, this input is directly tied to
PGAOUT output.
3, 26
4, 20, 21
5
6
7
8
9
10–14
+V
A
–V
A
AIN(+)
AIN(–)
TIN(+)
TIN(–)
NC
CB0–CB4
15
16
17
MFLG
DGND
MDATA
18
MCLK
19
22
23
V
L
AGND3
REFCAP1
24
25
REFCAP2
REFIN
27
28
AGND2
MODIN
AD1556 PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1, 21, 27, 28,
33
2–6
NC
No Connect
PGA0–PGA4
PGA and MUX Control Inputs. Sets the logic level of CB0-CB4 output pins respectively and the
state of the corresponding bit in the configuration register upon RESET or when in hardware mode.
Refer to Table III.
Output Rate Control Inputs. Sets the digital filter decimation rate and the state of the correspond-
ing bit in the configuration register upon RESET or when in hardware mode. Refer to the Filter
Specifications and Table VI.
Hardware/Software Mode Select. Determines how the device operation is controlled. In hardware
mode, H/
S
is high, the state of hardware pins set the mode of operation. When H/
S
is low, a write
sequence to the Configuration Register or a previous write sequence sets the device operation.
Positive Digital Supply Voltage. 3.3 V or 5 V nominal.
Digital Ground
Serial Data Clock. Synchronizes data transfer to either write data on the DIN input pin or read
data on the DOUT output pin.
7–9
BW0–BW2
10
H/
S
11, 22, 44
12, 23, 24, 34
13
V
L
DGND
SCLK
相關PDF資料
PDF描述
AD1555AP 24-Bit ADC WITH LOW NOISE PGA
AD1555APRL 24-Bit ADC WITH LOW NOISE PGA
AD1555BP 24-Bit ADC WITH LOW NOISE PGA
AD1555BPRL 24-Bit ADC WITH LOW NOISE PGA
AD1556AS 24-Bit ADC WITH LOW NOISE PGA
相關代理商/技術參數(shù)
參數(shù)描述
AD1555AP 功能描述:IC ADC PGA 24BIT LN 28PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555APRL 功能描述:IC ADC PGA 24BIT LN 28PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555APZ 功能描述:IC ADC PGA 24BIT LN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555APZRL 功能描述:IC ADC PGA 24BIT LN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555BP 功能描述:IC ADC PGA 24BIT LN 28PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極