
eroflex Circuit Technology – MIPS TurboEngines For The Future SCD5271SC REV A 2/2/01
■
Footprint Compatible with Aeroflex’s original ACT-4431SC 1MB Secondary Cache MCM in the
280 lead Ceramic Quad Flat Pack (CQFP)
■
QED RM5271 Dual Issue superscalar microprocessor - can issue one integer and one
floating-point instruction per cycle
●
Max system clock – 25MHz, Max Secondary Cache (SC) clock 75MHz, Max pipeline 150MHz
■
High performance system interface compatible with R4400
●
Internal PLL generates selectable 2x/3x SC bus speed operation vs external system bus
speed
●
Generates R4400 style system clocks
●
CPU cycle rate buffering FIFO implemented in FPGA
●
64-bit multiplexed system address/data bus for optimum price/performance
●
High performance write protocols maximize uncached write bandwidth
●
Operates at processor clock multipliers 2, 2.5 & 3
■
Integrated on-chip Primary Caches
●
32KB instruction - 2 way set associative
●
32KB data - 2 way set associative
●
Virtually indexed, physically tagged
●
Write-back and write-through on per page basis
●
Pipeline restart on first double for data cache misses
■
Integrated in-module Secondary Cache
●
2MB shared write-through
●
4-128Kx36 Synchronous SRAM and 1-64Kx18 Tag RAM
■
Integrated memory management unit
●
Fully associative joint TLB (shared by I and D translations)
●
48 dual entries map 96 pages
●
Variable page size (4KB to 16MB in 4x increments)
■
High-performance floating point unit
●
Single cycle repeat rate for common single precision operations and some double precision
operations
●
Two cycle repeat rate for double precision multiply and double precision combined
multiply-add operations
●
Single cycle repeat rate for single precision combined multiply-add operation
■
MIPS IV instruction set
●
Floating point multiply-add instruction increases performance in signal processing and
graphics applications
●
Conditional moves to reduce branch frequency
●
Index address modes (register + register)
■
Embedded application enhancements
●
Specialized DSP integer Multiply-Accumulate instruction and 3 operand multiply instruction
●
I and D cache locking by set
●
Optional dedicated exception vector for interrupts
Microprocessor with 2MB Secondary Cache
ACT-5271SC Multichip Module
Features