- 您現(xiàn)在的位置：買賣IC網 > PDF目錄362066 > ACT-5261PC-200P10Q (Aeroflex Inc.) ACT 5261 64-Bit Superscaler Microprocessor PDF資料下載
參數資料
| 型號： | ACT-5261PC-200P10Q |
| 廠商： | Aeroflex Inc. |
| 英文描述： | ACT 5261 64-Bit Superscaler Microprocessor |
| 中文描述： | 法5261 64位微處理器Superscaler |
| 文件頁數： | 1/5頁 |
| 文件大?。?/td> | 170K |
| 代理商： | ACT-5261PC-200P10Q |
Features
I
Full militarized QED RM5261 microprocessor
I
Dual Issue superscalar microprocessor - can issue one
integer and one floating-point instruction per cycle
G
133, 150, 200, 250 MHz operating frequencies – Consult Factory
for latest speeds
G
345 Dhrystone 2.1 MIPS
G
SPECInt95 7.3, SPECfp95 8.3
I
Pinout compatible with popular RM5260
I
High performance system interface compatible with RM5260,
RM 5270, RM5271, RM7000, R4600, R4700 and R5000
G
64-bit multiplexed system address/data bus for optimum price/
performance
G
High performance write protocols maximize uncached write
bandwidth
G
Supports 1/2 clock divisors (2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9)
G
IEEE 1149.1 JTAG boundary scan
I
Integrated on-chip caches
G
32KB instruction - 2 way set associative
G
32KB data - 2 way set associative
G
Virtually indexed, physically tagged
G
Write-back and write-through on per page basis
G
Pipeline restart on first double for data cache misses
I
Integrated memory management unit
G
Fully associative joint TLB (shared by I and D translations)
G
48 dual entries map 96 pages
G
Variable page size (4KB to 16MB in 4x increments)
eroflex Circuit Technology – RISC TurboEngines For The Future SCD5261 REV 1 12/22/98
Block Diagram
I
High-performance floating point unit: up to 500 MFLOPS
G
Single cycle repeat rate for common single precision operations
and some double precision operations
G
Two cycle repeat rate for double precision multiply and double
precision combined multiply-add operations
G
Single cycle repeat rate for single precision combined multiply-
add operation
I
MIPS IV instruction set
G
Floating point multiply-add instruction increases performance in
signal processing and graphics applications
G
Conditional moves to reduce branch frequency
G
Index address modes (register + register)
I
Embedded application enhancements
G
Specialized DSP integer Multiply-Accumulate instruction and 3
operand multiply instruction
G
I and D cache locking by set
G
Optional dedicated exception vector for interrupts
I
Fully static CMOS design with power down logic
G
Standby reduced power mode with WAIT instruction
G
3.6 Watts typical power @ 200MHz
G
2.5V core with 3.3V IO’s
I
208-lead CQFP, cavity-up package (F17)
I
208-lead CQFP, inverted footprint (F24), Intended to duplicate
the commercial QED footprint
I
179-pin PGA package (Future Product) (P10)
Preliminary
64-Bit Superscaler Microprocessor
ACT 5261
相關PDF資料 |
PDF描述 |
|---|---|
| ACT-5261PC-200P10T | ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-200F17I | ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-250F17I | ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-150F17T | ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-200F17T | ACT 5261 64-Bit Superscaler Microprocessor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ACT-5261PC-200P10T | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-250F17C | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-250F17I | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-250F17M | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor |
| ACT-5261PC-250F17Q | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 5261 64-Bit Superscaler Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。