- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375227 > ACH16652DGG (NXP SEMICONDUCTORS) 16-bit transceiver/register with dual enable; 3-state PDF資料下載
參數(shù)資料
| 型號： | ACH16652DGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 16-bit transceiver/register with dual enable; 3-state |
| 中文描述： | ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | 6.10 MM, PLASTIC, MO-153EE, SOT-364-1, TSSOP-56 |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 103K |
| 代理商： | ACH16652DGG |
1999 Nov 23
2
Philips Semiconductors
Product specification
16-bit transceiver/register with dual enable; 3-state
74ALVCH16652
FEATURES
In accordance with JEDEC standard no. 8-1A
CMOS low power consumption
MULTIBYTE
flow-through pin-out architecture
Low inductance, multiple supply and ground pins for
minimum noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold
Output drive capability 50
transmission lines at 85
°
C
Current drive
±
24 mA at 3.0 V.
DESCRIPTION
The 74ALVCH16652 consists of 16 non-inverting bus
transceiver circuits with 3-state outputs, D-type flip-flops
and control circuitry arranged for multiplexed transmission
of data directly from the data bus or from the internal
storage registers.
Data on the ‘A’ or ‘B’, or both buses, will be stored in the
internal registers, at the appropriate clock inputs
(nCP
AB
or nCP
BA
) regardless of the select inputs (nS
AB
and nS
BA
) or output enable (nOE
AB
and nOE
BA
) control
inputs.
Depending on the select inputs nS
AB
and nS
BA
data can
directly go from input to output (real-time mode) or data
can be controlled by the clock (storage mode), when OE
inputs permit this operating mode.
The output enable inputs nOE
AB
and nOE
BA
determine the
operation mode of the transceiver. When nOE
AB
is LOW,
no data transmission from nB
n
to nA
n
is possible and when
nOE
BA
is HIGH, no data transmission from nB
n
to nA
n
is
possible.
When nS
AB
and nS
BA
are in the real-time transfer mode, it
is also possible to store data without using the internal
D-type flip-flops by simultaneously enabling nOE
AB
and
nOE
BA
. In this configuration each output reinforces its
input.
Active bus hold circuitry is provided to hold unused or
floating data inputs at a valid logic level.
QUICK REFERENCE DATA
Ground = 0; T
amb
= 25
°
C; t
r
= t
f
= 2.5 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
+
Σ
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
C
L
= output load capacitance in pF;
f
o
= output frequency in MHz;
V
CC
= supply voltage in Volts;
Σ
(C
L
×
V
CC2
×
f
o
) = sum of outputs.
The condition is V
I
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
f
max
C
I
C
PD
propagation delay nA
n
, nB
n
to nB
n
, nA
n
maximum clock frequency
input capacitance
power dissipation capacitance per latch
C
L
= 50 pF; V
CC
= 3.3 V
2.6
350
4.0
ns
MHz
pF
notes 1 and 2
outputs enabled
outputs disabled
22
4.0
pF
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACH16821DGG | 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
| ACH16821DL | Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:13; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
| ACH16823DGG | 18-bit bus-interface D-type flip-flop with reset and enable 3-State |
| ACH16823DL | Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:13; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
| ACH16825DGG | Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:5; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ACH16821DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
| ACH16821DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
| ACH16823DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type flip-flop with reset and enable 3-State |
| ACH16823DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type flip-flop with reset and enable 3-State |
| ACH16825DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit buffer/driver 3-State |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。