參數資料
型號: ACH16646DGG
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: JT 13C 13#22D PIN PLUG
中文描述: ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
封裝: PLASTIC, TSSOP2-56
文件頁數: 8/12頁
文件大?。?/td> 92K
代理商: ACH16646DGG
Philips Semiconductors
Product specification
74ALVCH16646
16-bit bus transceiver/register (3-State)
1998 Sep 03
8
AC WAVEFORMS
V
CC
= 2.3 TO 2.7 V RANGE
1. V
M
= 0.5 V
2. V
X
= V
OL
+ 0.15V
3. V
Y
= V
OH
– 0.15V
4. V
I
= V
5. V
OL
and V
OH
are the typical output voltage drop that occur with
the output load.
V
= 3.0 TO 3.6 V RANGE AND V
CC
= 2.7 V
1. V
M
= 1.5 V
2. V
X
= V
OL
+ 0.3V
3. V
Y
= V
OH
– 0.3V
4. V
I
= 2.7 V
5. V
OL
and V
OH
are the typical output voltage drop that occur with
the output load.
V
M
V
M
V
M
V
M
V
M
1/f
MAX
t
w
(H)
t
PHL
t
w
(L)
t
PLH
nCPBA or
nCPAB
nAx or nBx
SH00030
0V
3.0V or V
CC
whichever
is less
V
OH
V
OL
Waveform 1. Propagation Delay, Clock Input to Output, Clock
Pulse Width, and Maximum Clock Frequency
nSBA or nSAB
V
M
t
PLH
t
PHL
V
M
V
M
V
M
nAx or nBx
nAx or nBx
nAx or nBx
SH00031
3.0V or V
CC
0V
V
OH
V
OL
Waveform 2. Propagation Delay, nSAB to nBx or nSBA to nAx,
nAx to nBx or nBx to nAx
V
M
t
PHL
t
PLH
V
M
V
M
V
M
nSBA or
nSAB
nAx or nBx
SH00032
3.0V or V
CC
0V
V
OH
V
OL
Waveform 3. Propagation Delay, nSBA to nAx or nSAB to nBx
ééé
ééé
ééé
s
(H)
éééééééé
éééééééé
éééééééé
t
h
(H)
V
M
nAx or
nBx
V
M
V
M
V
M
V
M
V
M
nCPBA or
nCPAB
t
s
(L)
t
h
(L)
SH00033
NOTE: The shaded areas indicate when the input is permitted
to change for predictable output performance.
3.0V
or
V
CC
0V
3.0V
or
V
CC
0V
Waveform 4. Data Setup and Hold Times
nOE, nDIR
V
M
t
PZH
t
PHZ
0V
V
Y
V
M
V
M
nAx or nBx
nDIR
V
OH
SH00034
0V
3.0V or V
CC
whichever
is less
Waveform 5. 3–State Output Enable Time to High Level and
Output Disable Time from High Level
t
PZL
t
PLZ
0V
V
X
V
OL
V
M
V
M
V
M
nOE, nDIR
nAx or nBx
nDIR
SH00035
3.0V or V
CC
0V
3.0V or V
CC
Waveform 6. 3–State Output Enable Time to Low Level and
Output Disable Time from Low Level
TEST CIRCUIT
PULSE
GENERATOR
V
I
R
T
D.U.T.
V
O
C
L
50pF
S
1
2 x V
CC
Open
GND
500
500
V
CC
V
I
2.7V
V
CC
2.7V
2.7V – 3.6V
Test
S
1
GND
t
PLZ
/t
PZL
t
PHZ
/t
PZH
2 x V
CC
t
PLH
/t
PHL
Open
SY00003
V
CC
Load circuitry for switching times
相關PDF資料
PDF描述
ACH16652DGG 16-bit transceiver/register with dual enable; 3-state
ACH16821DGG 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
ACH16821DL Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:13; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
ACH16823DGG 18-bit bus-interface D-type flip-flop with reset and enable 3-State
ACH16823DL Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:13; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
相關代理商/技術參數
參數描述
ACH16652DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit transceiver/register with dual enable; 3-state
ACH16821DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
ACH16821DL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
ACH16823DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type flip-flop with reset and enable 3-State
ACH16823DL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type flip-flop with reset and enable 3-State