- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375226 > ACD2204 (ANADIGICS, Inc.) CATV/TV/Video Downconverter with Dual Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | ACD2204 |
| 廠商： | ANADIGICS, Inc. |
| 英文描述： | CATV/TV/Video Downconverter with Dual Synthesizer |
| 中文描述： | 有線電視/電視/視頻變頻器雙合成 |
| 文件頁(yè)數(shù)： | 9/20頁(yè) |
| 文件大小： | 350K |
| 代理商： | ACD2204 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
PRELIMINARY DATA SHEET - Rev 1.0
04/2003
9
ACD2204
R
A
V
N
O
I
N
I
E
D
f
O
C
V
l
)
n
e
C
V
(
f
y
c
n
e
r
s
o
u
q
e
e
o
c
p
o
d
e
e
e
D
a
v
O
d
g
B
)
4
0
2
o
3
r
u
o
c
B
f
o
e
d
D
A
)
B
<
A
,
P
<
A
<
0
r
u
o
c
A
f
o
e
d
D
f
C
S
O
r
l
y
e
c
n
e
n
e
f
y
c
n
e
u
q
e
F
s
o
r
R
)
6
7
2
3
o
3
r
u
o
c
R
f
o
e
d
D
P
)
6
=
P
(
r
c
s
e
f
s
u
d
o
m
t
s
e
P
A
F
O
T
E
N
U
U
L
O
A
C
V
R
E
A
7
A
6
A
5
A
4
A
3
A
2
A
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
-
-
-
-
-
-
-
-
7
2
1
1
1
1
1
1
1
1
B
F
O
T
E
N
U
U
L
O
A
C
V
R
E
B
1
1
B
1
0
B
9
B
8
B
7
B
6
B
5
B
4
B
3
B
2
B
1
3
0
0
0
0
0
0
0
0
0
1
1
4
0
0
0
0
0
0
0
0
1
0
0
-
-
-
-
-
-
-
-
-
-
-
-
7
4
0
2
1
1
1
1
1
1
1
1
1
1
1
2
2
1
2
0
2
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
1
9
8
7
6
5
4
3
2
1
m
e
a
r
d
g
o
o
r
M
P
r
e
n
u
o
C
B
r
e
n
u
o
C
A
t
e
S
C
2
C
1
B
1
1
B
1
0
B
9
B
8
B
7
B
6
B
5
B
4
B
3
B
2
B
1
A
7
A
6
A
5
A
4
A
3
A
2
A
1
S
2
S
1
Main Divider Programming
The main divider register for each synthesizer
consists of seven A counter bits, eleven B counter
bits, two program mode bits and the two register
select bits, as shown in Table 10. The main divider
divide ratio, N, is determined by the values in the A
and B counters. The eleven B Counter bits and
allowed values are shown in Table 11, and the seven
A Counter bits and allowed values are shown in
Table 10: Main Divider Registers
Table 12: Main Divider A Counter Bits
Notes:
B > A, A < P
LSB
MSB
Table 11: Main Divider B Counter Bits
Notes:
B > A, Divide ratios less than 3 are prohibited.
Table 12. Note that there are some limitations on
the ranges of the values for each counter.
Pulse Swallow Function
The VCO output frequency for the local oscillator is
computed using the following equation; the
variables are defined in Table 13:
f
VCO
= N x f
OSC
/R, where N = [(P x B) + A]
Table 13: Variable Definitions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACD2204S&P0 | CATV/TV/Video Downconverter with Dual Synthesizer |
| ACD2204S&P1 | CATV/TV/Video Downconverter with Dual Synthesizer |
| ACD2206 | ER 37C 37#16 PIN PLUG |
| ACF2101 | Low Noise, Dual SWITCHED INTEGRATOR |
| ACF2101BP | Low Noise, Dual SWITCHED INTEGRATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ACD2204S&P0 | 制造商:ANADIGICS 制造商全稱:ANADIGICS, Inc 功能描述:CATV/TV/Video Downconverter with Dual Synthesizer |
| ACD2204S&P1 | 制造商:ANADIGICS 制造商全稱:ANADIGICS, Inc 功能描述:CATV/TV/Video Downconverter with Dual Synthesizer |
| ACD2204S8P0 | 制造商:Rochester Electronics LLC 功能描述: 制造商:ANADIGICS Inc 功能描述: |
| ACD2204S8P1 | 制造商:ANADIGICS 制造商全稱:ANADIGICS, Inc 功能描述:CATV/TV/Video Downconverter with Dual Synthesizer |
| ACD2206 | 制造商:ANADIGICS 制造商全稱:ANADIGICS, Inc 功能描述:CATV/TV/VIDEO DOWNCONVERTER WITH DUAL SYNTHESIZER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。