- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375160 > A8423 (Allegro MicroSystems, Inc.) LIN Bus Transceiver with Integrated Voltage Regulator PDF資料下載
參數(shù)資料
| 型號： | A8423 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | LIN Bus Transceiver with Integrated Voltage Regulator |
| 中文描述： | LIN總線收發(fā)器集成穩(wěn)壓器 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 368K |
| 代理商： | A8423 |
4
Worcester, Massachusetts 01615-0036 (508) 853-5000
115 Northeast Cutoff, Box 15036
www.allegromicro.com
D
A
A8423
LIN Bus Transceiver with Integrated Voltage Regulator
Preliminary – Subject to Change
Without Notice February 9, 2004
Power Supply.
The device power supply, 13.5 V nominal
for automotive applications, is connected to the battery
through an external diode, in order to protect against reversal
of battery polarity. To comply with the LIN Bus protocol,
there must be no more than a 1 V drop between the battery
potential and the supply pin. The A8423 operates continu-
ously up to 30 V, and withstands 40 V during a 500 ms load
dump. If the supply drops below the undervoltage limit, this
condition is detected and the A8423 disables the transmission
path and the 5 V regulator, while maintaining a high-imped-
ance state on the LIN terminal.
The A8423 does not disturb the LIN Bus in the case of
ground disconnection at the module level. In addition, full
functionality is maintained with a ground shift of up to 8 V,
provided that the difference between GND and VSUP is
greater than the undervoltage threshold.
LIN Bus Interface.
The A8423 integrates all compo-
nents required to drive and monitor the single-wire LIN Bus
as a slave node. An external resistor, diode, and capacitor
are normally required for the A8423 to function as a master
node. The LIN pin can withstand voltages from +40 V to
–18 V with respect to the GND pin without adversly affect-
ing LIN Bus communications between other devices. When
the A8423 is in Sleep mode or Standby mode, the LIN pin is
in the recessive state.
When the A8420/A8421 is the active interface on the LIN
Bus, it controls the rise and fall slew rates of the voltage
level on the LIN pin, such that the rising or falling slew rate
does not exceed the speci
fi
ed limits at any point between the
20% and 80% levels.
If, while in Sleep mode, the A8423 detects the LIN Bus
transitioning into the dominant state, a wake-up signal is
generated. This transitions the device from Sleep mode into
Standby mode.
The data to be transmitted is input to the TX pin and con-
verted to LIN Bus signals. A logic high on this pin produces
a recessive bus (high) state while a logic low produces a
dominant bus (low) state. The TX input has an internal
pull-up resistor to ensure a recessive state if the pin is not
connected or becomes disconnected.
The state of the LIN Bus is determined by the receiver and
output as a logic level on the RX pin. This pin is open drain.
In Normal mode, RX is active (pull-down) when the LIN
Bus is in the dominant (low) state, and RX is inactive (high-
Z) when the LIN Bus is in the recessive (high) state. In Sleep
mode RX is not active (high-Z). When in Standby mode,
RX asserts an active low and can be used to indicate to the
controlling device that either the wake signal has gone low
or that a dominant sate is present on the LIN Bus, indicating
that the bus has become active.
Operating Mode.
The A8423 has three modes of opera-
tion: Normal, Standby, and Sleep. The enable input, EN,
determines whether Normal mode is maintained (EN high)
Functional Description
Normal
Standby
Sleep
EN
→
1
Active=T
EN
0
EN
→
1
Active
→
T
POR
Active
→
F
UVLO
Active=F
EN
0
Figure 3. Operating state. Active is true (T) if WAKE is
low (L) or if LIN is low (L). Otherwise, Active is false (F).
The UVLO feature overrides.
Logic Functions
Inputs
State
Outputs
LIN
Rec(Z)
Rec(Z)
Dom(L)
Rec(Z)
Rec(Z)
Rec(Z)
Rec(Z)
Rec(Z)
Rec(Z)
TX EN WAKE
1
1
1
1
0
1
*
0
*
0
*
0
*
1
*
1
*
1
LIN
H
L
*
*
L
1
H
1
*
H
L
RX
Z
L
L
L
L
Z
Z
Z
L
INH
V
SUP
V
SUP
V
SUP
V
SUP
V
SUP
Z
Z
V
SUP
V
SUP
VREG
5V
5V
5V
5V
5V
Z
Off
5V
5V
*
*
*
Norm
Norm
Norm
Standby
Standby
Sleep
UVLO
TSD
TSD
L
1
*
H
1
*
*
*
1
Sleep mode is entered only when LIN is high, WAKE is high, and EN
goes to 0. The A8420/A8421 remains in Standby mode when WAKE
or LIN is low.
2
Z = High Impedance, * = Don’t Care.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A8423KL | LIN Bus Transceiver with Integrated Voltage Regulator |
| A8430 | White LED Driver Constant Current Step-up Converter |
| A8430EEK | White LED Driver Constant Current Step-up Converter |
| A8430EEK-T | White LED Driver Constant Current Step-up Converter |
| A8431 | White LED Driver Constant Current Step-up Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A8423KL | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:LIN Bus Transceiver with Integrated Voltage Regulator |
| A8424EESTR-T | 功能描述:IC PHOTOFLASH CAP CHARGER 16TQFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP（4x4） 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR |
| A8425 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:High Current Photoflash Capacitor Charger |
| A8425EESTR-T | 功能描述:IC PHOTOFLASH CAP CHARGER 16TQFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP（4x4） 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR |
| A8426 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:High Performance Photoflash Capacitor Charger |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。