參數(shù)資料
型號(hào): A67L83361E-10.0
廠商: AMIC Technology Corporation
英文描述: Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:Solid; Approval Categories:J-W-1177/14; MW 35C (Heavy); Conductor Material:Copper; Jacket Material:Polyester; Leaded Process Compatible:Yes; Number of Conductors:1 RoHS Compliant: Yes
中文描述: 為512k × 18,256 × 36 LVTTL,流通過(guò)ZeBL的SRAM
文件頁(yè)數(shù): 6/18頁(yè)
文件大?。?/td> 246K
代理商: A67L83361E-10.0
A67L93181/A67L83361
PRELIMINARY
(July, 2005, Version 0.0)
6
AMIC Technology, Corp.
Pin Description
Pin No.
Symbol
Description
LQFP (X18)
LQFP (X36)
37
36
35,34,33,32,
100,99,82,81
44,45,46,47,
48,49,50,83
80
37
36
35,34,33,32,
100,99,82,81
45,46,47,48,
49,50,83,
44
A0
A1
A2 – A9
A11-A18
A10
Synchronous Address Inputs : These inputs are registered
and must meet the setup and hold times around the rising
edge of CLK. Pins 84 are reserved as address bits for
higher-density 18Mb ZeBL SRAMs, respectively. A0 and A1
are the two lest significant bits (LSB) of the address field and
set the internal burst counter if burst is desired.
93 (
BW1
)
94 (
BW2
)
93 (
BW1
)
94 (
BW2
)
95 (
BW3
)
96 (
BW4
)
BW1
BW2
BW3
BW4
Synchronous Byte Write Enables : These active low inputs
allow individual bytes to be written when a WRITE cycle is
active and must meet the setup and hold times around the
rising edge of CLK. BYTE WRITEs need to be asserted on
the same cycle as the address,
BWs
are associated with
addresses and apply to subsequent data.
BW1
controls I/Oa
pins;
BW2
controls I/Ob pins;
BW3
controls I/Oc pins;
BW4
controls I/Od pins.
89
89
CLK
Clock : This signal registers the address, data, chip enables,
byte write enables and burst control inputs on its rising edge.
All synchronous inputs must meet setup and hold times
around the clock’s rising edge.
98
98
CE
Synchronous Chip Enable : This active low input is used to
enable the device. This input is sampled only when a new
external address is loaded (ADV/
LD
LOW).
92
92
CE2
Synchronous Chip Enable : This active low input is used to
enable the device and is sampled only when a new external
address is loaded (ADV/
LD
LOW). This input can be used
for memory depth expansion.
97
97
CE2
Synchronous Chip Enable : This active high input is used to
enable the device and is sampled only when a new external
address is loaded (ADV/
LD
LOW). This input can be used
for memory depth expansion.
86
86
OE
Output Enable : This active low asynchronous input enables
the data I/O output drivers.
85
85
ADV/
LD
Synchronous Address Advance/Load : When HIGH, this
input is used to advance the internal burst counter,
controlling burst access after the external address is loaded.
When HIGH, R/
W
is ignored. A LOW on this pin permits a
new address to be loaded at CLK rising edge.
87
87
CEN
Synchronous Clock Enable : This active low input permits
CLK to propagate throughout the device. When HIGH, the
device ignores the CLK input and effectively internally
extends the previous CLK cycle. This input must meet setup
and hold times around the rising edge of CLK.
相關(guān)PDF資料
PDF描述
A67L93181 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-10.0F 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-7.5 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-7.5F 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A67L83361E-7.5 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-7.5F 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-8.5 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-8.5F 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L8336E 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM