- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375143 > A5833 (Allegro MicroSystems, Inc.) BiMOS II 32-Bit Serial Input Latched Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | A5833 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | BiMOS II 32-Bit Serial Input Latched Driver |
| 中文描述： | BiMOS II 32位串行輸入鎖存驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 5/9頁(yè) |
| 文件大?。?/td> | 296K |
| 代理商： | A5833 |
5833
BiMOS II 32-BIT
SERIAL-INPUT,
LATCHED DRIVER
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
TIMING CONDITIONS
(V
DD
= 5.0 V, Logic Levels are V
DD
and Ground)
A.
Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time)..........................................................................
75 ns
B.
Minimum Data Active Time After Clock Pulse
(Data Hold Time) .............................................................................
75 ns
C.
Minimum Data Pulse Width ................................................................
150 ns
D.
Minimum Clock Pulse Width...............................................................
150 ns
E.
Minimum Time Between Clock Activation and Strobe .......................
300 ns
F.
Minimum Strobe Pulse Width .............................................................
100 ns
G.
Typical Time Between Strobe Activation and
Output Transition ...........................................................................
500 ns
Dwg. No. A-12,276A
Serial Data present at the input is transferred to the shift register
on the logic “0” to logic “1” transition of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data information towards
the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the
input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective
latch when the STROBE is high (serial-to-parallel conversion). The
latches will continue to accept new data as long as the STROBE is
held high. Applications where the latches are bypassed (STROBE tied
high) will require that the OUTPUT ENABLE input be low during serial
data entry.
When the OUTPUT ENABLE input is low, all of the output buffers
are disabled (OFF) without affecting the information stored in the
latches or shift register. With the OUTPUT ENABLE input high, the
outputs are controlled by the state of the latches.
E F
CLOCK
DATA IN
STROBE
N
A D
B
C
G
OUTPUT
ENABLE
OUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A5895SLW | BiMOS II 8-BIT SERIAL INPUT, LATCHED SOURCE DRIVERS |
| A6011 | 2000 TO 6000 MHz CASCADABLE AMPLIFIER |
| A615308V-12 | TV 53C 40#22D 9#16 4#12 SKT RE |
| A615308 | 32K X 8 BIT HIGH SPEED CMOS SRAM |
| A615308S | 32K X 8 BIT HIGH SPEED CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A58381E | 制造商:Thomas & Betts 功能描述:3X2-1/4X3 ENT BOX 3/4" KOS |
| A5839 | 功能描述:天線 Rufa SMD Left 2.4GHz 2.3 & 2.5 GHz WiMAX RoHS:否 制造商:Molex 技術(shù)類型:Cellular Antenna 頻率: 帶寬: 尺寸:106.7 mm L x 13 mm W |
| A5839-U1 | 功能描述:天線 Reference Board for Rufa 2.4 GHz Left RoHS:否 制造商:Molex 技術(shù)類型:Cellular Antenna 頻率: 帶寬: 尺寸:106.7 mm L x 13 mm W |
| A5841 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BiMOS II 8-BIT SERIAL-INPUT. LATCHED DRIVERS |
| A5841ELW | 制造商:ALLEGRO 功能描述:SOIC-20 VERSION EXT TEMP UCN5841A 制造商:Allegro MicroSystems LLC 功能描述:SOIC-20 VERSION EXT TEMP UCN5841A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。