參數(shù)資料
型號: A54SX72A-PQG208A
廠商: Microsemi SoC
文件頁數(shù): 40/108頁
文件大小: 0K
描述: IC FPGA SX-A 108K 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: SX-A
LAB/CLB數(shù): 6036
輸入/輸出數(shù): 171
門數(shù): 108000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
SX-A Family FPGAs
v5.3
2-17
Timing Characteristics
Timing characteristics for SX-A devices fall into three
categories: family-dependent, device-dependent, and
design-dependent.
The
input
and
output
buffer
characteristics are common to all SX-A family members.
Internal routing delays are device-dependent. Design
dependency means actual delays are not determined
until after placement and routing of the user’s design are
complete. The timing characteristics listed in this
datasheet represent sample timing numbers of the SX-A
devices. Design-specific delay values may be determined
by using Timer or performing simulation after successful
place-and-route with the Designer software.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets,
which are used for initial design performance evaluation.
Critical net delays can then be applied to the most
timing-critical paths. Critical nets are determined by net
property assignment prior to placement and routing. Up
to 6 percent of the nets in a design may be designated as
critical, while 90 percent of the nets in a design are
typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are
special routing resources that span multiple rows,
columns, or modules.
Long tracks employ three to five
antifuse connections. This increases capacitance and
resistance, resulting in longer net delays for macros
connected to long tracks. Typically, up to 6 percent of
nets in a fully utilized device require long tracks. Long
tracks contribute approximately 4 ns to 8.4 ns delay. This
additional delay is represented statistically in higher
fanout routing delays.
Timing Derating
SX-A devices are manufactured with a CMOS process.
Therefore, device performance varies according to
temperature, voltage, and process changes. Minimum
timing parameters reflect maximum operating voltage,
minimum
operating
temperature,
and
best-case
processing.
Maximum
timing
parameters
reflect
minimum
operating
voltage,
maximum
operating
temperature, and worst-case processing.
Temperature and Voltage Derating Factors
Table 2-13 Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, TJ = 70°C, VCCA = 2.25 V)
VCCA
Junction Temperature (TJ)
–55°C
–40°C
0°C
25°C
70°C
85°C
125°C
2.250 V
0.790.800.870.89
1.001.04
1.14
2.500 V
0.740.750.820.83
0.940.97
1.07
2.750 V
0.680.690.750.77
0.870.90
0.99
相關(guān)PDF資料
PDF描述
A54SX72A-PQ208A IC FPGA SX-A 108K 208-PQFP
GBB95DHBR CONN EDGECARD 190PS R/A .050 SLD
ASM28DRKF-S13 CONN EDGECARD 56POS .156 EXTEND
FSM25DSES CONN EDGECARD 50POS .156 EYELET
ASM36DRYF CONN EDGECARD 72POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX72A-PQG208I 功能描述:IC FPGA SX-A 108K 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX72A-PQG208M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 72K Gates 4024 Cells 217MHz 0.25um Technology 2.5V 208-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays
A54SX72A-PQG208X3 制造商:Microsemi Corporation 功能描述:SX-A 72K GATE 4024 MC 217MHZ COMM ANTIFUSE 2.5/3.3/5V 208QFP - Trays
A55 制造商:M/A-COM Technology Solutions 功能描述:GAIN BLOCK
A5-5 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Cascadable Amplifier 5 to 500 MHz