參數(shù)資料
型號: A54SX72A-2CQ208M
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: SX-A Family FPGAs
中文描述: 的SX - A系列FPGA的
文件頁數(shù): 43/108頁
文件大?。?/td> 720K
代理商: A54SX72A-2CQ208M
SX-A Family FPGAs
v5.1
2-23
Table 2-18
A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions V
CCA
= 2.25 V, V
CCI
= 2.3V, T
J
= 70°C)
Parameter
2.5 V LVCMOS Output Module Timing
1,2
Description
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
t
DLH
Data-to-Pad Low to High
3.9
4.4
5.2
7.2
ns
t
DHL
Data-to-Pad High to Low
3.0
3.4
3.9
5.5
ns
t
DHLS
Data-to-Pad High to Low—low slew
13.3
15.1
17.7
24.8
ns
t
ENZL
Enable-to-Pad, Z to L
2.8
3.2
3.7
5.2
ns
t
ENZLS
Data-to-Pad, Z to L—low slew
13.7
15.5
18.2
25.5
ns
t
ENZH
Enable-to-Pad, Z to H
3.9
4.4
5.2
7.2
ns
t
ENLZ
Enable-to-Pad, L to Z
2.5
2.8
3.3
4.7
ns
t
ENHZ
d
TLH3
d
THL3
d
THLS3
Enable-to-Pad, H to Z
3.0
3.4
3.9
5.5
ns
Delta Low to High
0.037
0.043
0.051
0.071
ns/pF
Delta High to Low
0.017
0.023
0.023
0.037
ns/pF
Delta High to Low—low slew
0.06
0.071
0.086
0.117
ns/pF
Note:
1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V
CCI
value into the following equation:
Slew Rate [V/ns] = (0.1*V
CCI
– 0.9*V
CCI)
/ (C
load
* d
T[LH|HL|HLS]
)
where C
load
is the load capacitance driven by the I/O in pF
d
T[LH|HL|HLS]
is the worst case delta value from the datasheet in ns/pF.
相關(guān)PDF資料
PDF描述
A54SX32A-2CQ208M SX-A Family FPGAs
A54SX08A-2FG208 SX-A Family FPGAs
A54SX16A-2FG208 SX-A Family FPGAs
A54SX72A-2FG208 SX-A Family FPGAs
A54SX32A-2FG208 SX-A Family FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX72A-2FG256 功能描述:IC FPGA SX-A 108K 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX72A-2FG256I 功能描述:IC FPGA SX-A 108K 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX72A-2FG484 功能描述:IC FPGA SX-A 108K 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX72A-2FG484I 功能描述:IC FPGA SX-A 108K 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX72A-2FGG256 功能描述:IC FPGA SX-A 108K 256-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)