Table 2-35 A54SX72A Timing Characteristics (Worst-Case Commercial Conditions, V
參數(shù)資料
型號: A54SX32A-1CQ256B
廠商: Microsemi SoC
文件頁數(shù): 68/108頁
文件大?。?/td> 0K
描述: IC FPGA SX 48K GATES 256-CQFP
標準包裝: 1
系列: SX-A
LAB/CLB數(shù): 2880
輸入/輸出數(shù): 203
門數(shù): 48000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 256-BFCQFP,帶拉桿
供應(yīng)商設(shè)備封裝: 256-CQFP(75x75)
SX-A Family FPGAs
2- 42
v5.3
Table 2-35 A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
Parameter
Description
–3 Speed1
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
C-Cell Propagation Delays2
tPD
Internal Array Module
1.0
1.1
1.3
1.5
2.0
ns
Predicted Routing Delays3
tDC
FO
=
1
Routing
Delay,
Direct
Connect
0.1
ns
tFC
FO = 1 Routing Delay, Fast Connect
0.3
0.4
0.6
ns
tRD1
FO = 1 Routing Delay
0.3
0.4
0.5
0.7
ns
tRD2
FO = 2 Routing Delay
0.4
0.5
0.6
0.7
1
ns
tRD3
FO = 3 Routing Delay
0.5
0.7
0.8
0.9
1.3
ns
tRD4
FO = 4 Routing Delay
0.7
0.9
1
1.1
1.5
ns
tRD8
FO = 8 Routing Delay
1.2
1.5
1.7
2.1
2.9
ns
tRD12
FO = 12 Routing Delay
1.7
2.2
2.5
3
4.2
ns
R-Cell Timing
tRCO
Sequential Clock-to-Q
0.7
0.8
0.9
1.1
1.5
ns
tCLR
Asynchronous Clear-to-Q
0.6
0.7
0.9
1.2
ns
tPRESET
Asynchronous Preset-to-Q
0.7
0.8
1.0
1.4
ns
tSUD
Flip-Flop Data Input Set-Up
0.7
0.8
0.9
1.0
1.4
ns
tHD
Flip-Flop Data Input Hold
0.0
ns
tWASYN
Asynchronous Pulse Width
1.3
1.5
1.7
2.0
2.8
ns
tRECASYN
Asynchronous Recovery Time
0.3
0.4
0.5
0.7
ns
tHASYN
Asynchronous Hold Time
0.3
0.4
0.6
ns
tMPW
Clock Minimum Pulse Width
1.5
1.7
2.0
2.3
3.2
ns
Input Module Propagation Delays
tINYH
Input Data Pad to Y High 2.5 V
LVCMOS
0.6
0.7
0.8
0.9
1.3
ns
tINYL
Input Data Pad to Y Low 2.5 V
LVCMOS
0.8
1.0
1.1
1.3
1.7
ns
tINYH
Input Data Pad to Y High 3.3 V PCI
0.6
0.7
0.9
1.2
ns
tINYL
Input Data Pad to Y Low 3.3 V PCI
0.7
0.8
0.9
1.0
1.4
ns
tINYH
Input Data Pad to Y High 3.3 V
LVTTL
0.7
0.8
1.0
1.4
ns
tINYL
Input Data Pad to Y Low 3.3 V LVTTL
1.0
1.2
1.3
1.5
2.1
ns
Notes:
1. All –3 speed grades have been discontinued.
2. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
相關(guān)PDF資料
PDF描述
EP4SGX360FF35C4N IC STRATIX IV FPGA 360K 1152FBGA
EP2S130F1508C4N IC STRATIX II FPGA 130K 1508FBGA
EP4SGX290KF40C4N IC STRATIX IV FPGA 290K 1517FBGA
EP4SGX180DF29I3 IC STRATIX IV FPGA 180K 780FBGA
EP4SGX180DF29C2X IC STRATIX IV FPGA 180K 780FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX32A-1CQ256M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 278MHZ 0.25UM/0.22UM 2.5V 256 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 228 I/O 256CQFP
A54SX32A-1CQ84 功能描述:IC FPGA SX 48K GATES 84-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX32A-1CQ84B 功能描述:IC FPGA SX 48K GATES 84-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX32A-1CQ84M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 32K GATES 1800 CELLS 278MHZ 0.25UM/0.22UM 2.5V 84C - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 69 I/O 84CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 48K GATES 84CQFP
A54SX32A-1FG144 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)