參數(shù)資料
型號(hào): A54SX16-2PQ208M
廠商: Actel Corporation
元件分類(lèi): FPGA
英文描述: 54SX family FPGAs
中文描述: 54SX家庭的FPGAs
文件頁(yè)數(shù): 30/57頁(yè)
文件大?。?/td> 415K
代理商: A54SX16-2PQ208M
5 4 S X F a m ily F P G A s
30
v3.1
A 5 4 S X 1 6 P T im ing C ha ra c t e ris t ic s
(c ontinue d)
(Wors t-C a s e C omme rc ia l C onditions , V
C C R
= 4.75 V , V
C C A ,
V
C C I
= 3.0V , T
J
= 70
°
C )
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
Dedicated (Hard-Wired) Array Clock Network
t
HCKH
Input LOW to HIGH
(Pad to R-Cell Input)
Input HIGH to LOW
(Pad to R-Cell Input)
Minimum Pulse Width HIGH
Minimum Pulse Width LOW
Maximum Skew
Minimum Period
Maximum Frequency
Routed Array Clock Networks
1.2
1.4
1.5
1.8
ns
t
HCKL
1.2
1.4
1.6
1.9
ns
t
HPWH
t
HPWL
t
HCKSW
t
HP
f
HMAX
1.4
1.4
1.6
1.6
1.8
1.8
2.1
2.1
ns
ns
ns
ns
MHz
0.2
0.2
0.3
0.3
2.7
3.1
3.6
4.2
350
320
280
240
t
RCKH
Input LOW to HIGH (Light Load)
(Pad to R-Cell Input)
Input HIGH to LOW (Light Load)
(Pad to R-Cell Input)
Input LOW to HIGH (50% Load)
(Pad to R-Cell Input)
Input HIGH to LOW (50% Load)
(Pad to R-Cell Input)
Input LOW to HIGH (100% Load)
(Pad to R-Cell Input)
Input HIGH to LOW (100% Load)
(Pad to R-Cell Input)
Min. Pulse Width HIGH
Min. Pulse Width LOW
Maximum Skew (Light Load)
Maximum Skew (50% Load)
Maximum Skew (100% Load)
TTL Output Module Timing
1.6
1.8
2.1
2.5
ns
t
RCKL
1.8
2.0
2.3
2.7
ns
t
RCKH
1.8
2.1
2.5
2.8
ns
t
RCKL
2.0
2.2
2.5
3.0
ns
t
RCKH
1.8
2.1
2.4
2.8
ns
t
RCKL
2.0
2.2
2.5
3.0
ns
t
RPWH
t
RPWL
t
RCKSW
t
RCKSW
t
RCKSW
2.1
2.1
2.4
2.4
2.7
2.7
3.2
3.2
ns
ns
ns
ns
ns
0.5
0.5
0.5
0.5
0.6
0.6
0.5
0.7
0.7
0.7
0.8
0.8
t
DLH
t
DHL
t
ENZL
t
ENZH
t
ENLZ
t
ENHZ
TTL/PCI Output Module Timing
Data-to-Pad LOW to HIGH
Data-to-Pad HIGH to LOW
Enable-to-Pad, Z to L
Enable-to-Pad, Z to H
Enable-to-Pad, L to Z
Enable-to-Pad, H to Z
2.4
2.3
3.0
3.3
2.3
2.8
2.8
2.9
3.4
3.8
2.7
3.2
3.1
3.2
3.9
4.3
3.0
3.7
3.7
3.8
4.6
5.0
3.5
4.3
ns
ns
ns
ns
ns
ns
t
DLH
t
DHL
t
ENZL
t
ENZH
t
ENLZ
t
ENHZ
Data-to-Pad LOW to HIGH
Data-to-Pad HIGH to LOW
Enable-to-Pad, Z to L
Enable-to-Pad, Z to H
Enable-to-Pad, L to Z
Enable-to-Pad, H to Z
1.5
1.9
2.3
1.5
2.7
2.9
1.7
2.2
2.6
1.7
3.1
3.3
2.0
2.4
3.0
1.9
3.5
3.7
2.3
2.9
3.5
2.3
4.1
4.4
ns
ns
ns
ns
ns
ns
相關(guān)PDF資料
PDF描述
A54SX16-2PQ208PP 54SX family FPGAs
A54SX16-2TQ208 LM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators; Package: CERDIP; No of Pins: 8; Qty per Container: 40; Container: Rail
A54SX16-2TQ208I 54SX Family FPGAs
A54SX16-2TQ208M 54SX Family FPGAs
A54SX16-2TQ208PP 54SX family FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX16-2PQG208 功能描述:IC FPGA SX 24K GATES 208-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX16-2PQG208I 功能描述:IC FPGA SX 24K GATES 208-PQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX16-2TQ176 功能描述:IC FPGA SX 24K GATES 176-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX16-2TQ176I 功能描述:IC FPGA SX 24K GATES 176-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
A54SX16-2TQG176 功能描述:IC FPGA SX 24K GATES 176-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門(mén)數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)