
SX-A Family FPGAs
4-2
v5.1
Table 2-13
was updated.
2-17
All timing tables were updated.
2-18
to
2-52
v3.0
The
"Actel Secure Programming Technology with FuseLock Prevents Reverse Engineering and
Design Theft" section
was updated.
1-i
The
"Ordering Information" section
was updated.
1-ii
The
"Temperature Grade Offering" section
was updated.
1-iii
The
Figure 1-1 SX-A Family Interconnect Elements
was updated.
1-1
The “
"Clock Resources" section
“was updated
1-5
The
Table 1-1 SX-A Clock Resources
is new.
1-5
The
"User Security" section
is new.
1-7
The
"I/O Modules" section
was updated.
1-7
The
Table 1-2 I/O Features
was updated.
1-8
The
Table 1-3 I/O Characteristics for All I/O Configurations
is new.
1-8
The
Table 1-4 Power-Up Time at which I/Os Become Active
is new
1-8
The
Figure 1-12 Device Selection Wizard
is new.
1-9
The
"Boundary-Scan Pin Configurations and Functions" section
is new.
1-9
The
Table 1-9 Device Configuration Options for Probe Capability (TRST Pin Reserved)
is new.
1-11
The
"SX-A Probe Circuit Control Pins" section
was updated.
1-12
The
"Design Considerations" section
was updated.
1-12
The
Figure 1-13 Probe Setup
was updated.
1-12
The
Design Environment
was updated.
1-13
The
Figure 1-13 Design Flow
is new.
1-11
The
"Absolute Maximum Ratings*" section
was updated.
1-12
The
"Recommended Operating Conditions" section
was updated.
1-12
The
"Electrical Specifications" section
was updated.
1-12
The
"2.5V LVCMOS2 Electrical Specifications" section
was updated.
1-13
The
"SX-A Timing Model"
and
"Sample Path Calculations"
equations were updated.
1-23
The
"Pin Description" section
was updated.
1-14
v2.0.1
The
"Design Environment" section
has been updated.
1-13
The
"I/O Modules" section
, and
Table 1-2 I/O Features
have been updated.
1-8
The
"SX-A Timing Model" section
and the
"Timing Characteristics" section
have new timing
numbers.
1-23
Previous Version Changes in Current Version (v5.1)
Page