參數(shù)資料
型號: A54SX08-2VQ208
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: 54SX Family FPGAs
中文描述: 54SX家庭的FPGA
文件頁數(shù): 33/57頁
文件大?。?/td> 415K
代理商: A54SX08-2VQ208
v3.1
33
5 4 S X F a m ily F P G A s
A 5 4 S X 3 2 T im ing C ha ra c t e ris t ic s
(c ontinue d)
(Wors t-C a s e C omme rc ia l C onditions )
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
Dedicated (Hard-Wired) Array Clock Network
t
HCKH
Input LOW to HIGH
(Pad to R-Cell Input)
1.9
2.1
2.4
2.8
ns
t
HCKL
Input HIGH to LOW
(Pad to R-Cell Input)
1.9
2.1
2.4
2.8
ns
t
HPWH
t
HPWL
t
HCKSW
t
HP
f
HMAX
Minimum Pulse Width HIGH
1.4
1.6
1.8
2.1
ns
Minimum Pulse Width LOW
1.4
1.6
1.8
2.1
ns
Maximum Skew
0.3
0.4
0.4
0.5
ns
Minimum Period
2.7
3.1
3.6
4.2
ns
Maximum Frequency
350
320
280
240
MHz
Routed Array Clock Networks
t
RCKH
Input LOW to HIGH (Light Load)
(Pad to R-Cell Input)
2.4
2.7
3.0
3.5
ns
t
RCKL
Input HIGH to LOW (Light Load)
(Pad to R-Cell Input)
2.4
2.7
3.1
3.6
ns
t
RCKH
Input LOW to HIGH (50% Load)
(Pad to R-Cell Input)
2.7
3.0
3.5
4.1
ns
t
RCKL
Input HIGH to LOW (50% Load)
(Pad to R-Cell Input)
2.7
3.1
3.6
4.2
ns
t
RCKH
Input LOW to HIGH (100% Load)
(Pad to R-Cell Input)
2.7
3.1
3.5
4.1
ns
t
RCKL
Input HIGH to LOW (100% Load)
(Pad to R-Cell Input)
2.8
3.2
3.6
4.3
ns
t
RPWH
t
RPWL
t
RCKSW
t
RCKSW
t
RCKSW
TTL Output Module Timing
1
Min. Pulse Width HIGH
2.1
2.4
2.7
3.2
ns
Min. Pulse Width LOW
2.1
2.4
2.7
3.2
ns
Maximum Skew (Light Load)
0.85
0.98
1.1
1.3
ns
Maximum Skew (50% Load)
1.23
1.4
1.6
1.9
ns
Maximum Skew (100% Load)
1.30
1.5
1.7
2.0
ns
t
DLH
t
DHL
t
ENZL
t
ENZH
t
ENLZ
t
ENHZ
Note:
1.
Data-to-Pad LOW to HIGH
1.6
1.9
2.1
2.5
ns
Data-to-Pad HIGH to LOW
1.6
1.9
2.1
2.5
ns
Enable-to-Pad, Z to L
2.1
2.4
2.8
3.2
ns
Enable-to-Pad, Z to H
2.3
2.7
3.1
3.6
ns
Enable-to-Pad, L to Z
1.4
1.7
1.9
2.2
ns
Enable-to-Pad, H to Z
1.3
1.5
1.7
2.0
ns
Delays based on 35pF loading, except t
ENZL
and t
ENZH
. For t
ENZL
and t
ENZH
the loading is 5pF.
相關PDF資料
PDF描述
A54SX16-2VQ208 Solid-State Panel Mount Relay; Output Device:MOSFET; Output Voltage Max:200VDC; Control Voltage Max:32VDC; Control Voltage Min:3.5VDC; Load Current Max:12A; Switching:DC Switch; Output Current:12A; Output Current Max:12A RoHS Compliant: Yes
A54SX16P-2VQ208 54SX Family FPGAs
A54SX32-2VQ208 Solid-State PC Board Relay; Control Voltage Min:3VDC; Control Voltage Max:32VDC; Output Device:Triac; Output Voltage Min:24Vrms; Output Voltage Max:280Vrms; Load Current Max:3A; Switching:Zero Cross; Relay Options:Internal Snubber RoHS Compliant: Yes
A54SX08P-2VQ208 54SX Family FPGAs
A54SX16PP-2VQ208 Solid-State Panel Mount Relay; Contacts:SPST-NO; Output Device:SCR; Output Voltage Max:530Vrms; Output Voltage Min:80Vrms; Control Voltage Max:32VDC; Control Voltage Min:3VDC; Load Current Max:12A; Switching:Zero Cross RoHS Compliant: Yes
相關代理商/技術參數(shù)
參數(shù)描述
A54SX08-2VQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-2VQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-2VQ208PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-2VQG100 功能描述:IC FPGA SX 12K GATES 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A54SX08-2VQG100I 功能描述:IC FPGA SX 12K GATES 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)