SX Family FPGAs
v3.2
1-21
SX Timing Model
Hardwired Clock
External Setup = tINY + tIRD1 + tSUD – tHCKH
= 1.5 + 0.3 + 0.5 – 1.0 = 1.3 ns
EQ 1-15
Clock-to-Out (Pin-to-Pin)
=tHCKH + tRCO + tRD1 + tDHL
= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns
EQ 1-16
Routed Clock
External Setup = tINY + tIRD1 + tSUD – tRCKH
= 1.5 + 0.3 + 0.5 – 1.5 = 0.8 ns
EQ 1-17
Clock-to-Out (Pin-to-Pin)
=tRCKH + tRCO + tRD1 + tDHL
= 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns
EQ 1-18
Note: Values shown for A54SX08-3, worst-case commercial conditions.
Figure 1-12 SX Timing Model
DQ
Routed
Clock
F
MAX = 250 MHz
t
RCKH = 1.5 ns (100% Load)
t
INY = 1.5 ns
Output Delays
Input Delays
I/O Module
Combinatorial Cell
Register Cell
I/O Module
Hardwired
Clock
DQ
Predicted
Routing
Delays
t
IRD2 = 0.6 ns
t
PD = 0.6 ns
t
RD1 = 0.3 ns
t
RD4 = 1.0 ns
t
RD8 = 1.9 ns
t
DLH = 1.6 ns
t
DHL = 1.6 ns
F
HMAX = 320 MHz
t
HCKH = 1.0 ns
t
RCO = 0.8 ns
t
RD1 = 0.3 ns
t
ENZH = 2.3 ns
Internal Delays
t
RD1 = 0.3 ns
t
SUD = 0.5 ns
t
HD = 0.0 ns
Register Cell
t
RCO = 0.8 ns