- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4462 > A54SX08-1VQ100 (Microsemi SoC)IC FPGA SX 12K GATES 100-VQFP PDF資料下載
參數(shù)資料
| 型號： | A54SX08-1VQ100 |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 20/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SX 12K GATES 100-VQFP |
| 標準包裝： | 90 |
| 系列： | SX |
| LAB/CLB數(shù)： | 768 |
| 輸入/輸出數(shù)： | 81 |
| 門數(shù)： | 12000 |
| 電源電壓： | 3 V ~ 3.6 V，4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 100-TQFP |
| 供應商設備封裝： | 100-VQFP（14x14） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SX Family FPGAs
v3.2
1-23
Register Cell Timing Characteristics
Timing Characteristics
Timing characteristics for SX devices fall into three
categories: family-dependent, device-dependent, and
design-dependent.
The
input
and
output
buffer
characteristics are common to all SX family members.
Internal routing delays are device-dependent. Design
dependency means actual delays are not determined
until after placement and routing of the user’s design is
complete. Delay values may then be determined by using
the DirectTime Analyzer utility or performing simulation
with post-layout delays.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets,
which are used for initial design performance evaluation.
Critical net delays can then be applied to the most time-
critical paths. Critical nets are determined by net
property assignment prior to placement and routing. Up
to 6% of the nets in a design may be designated as
critical, while 90% of the nets in a design are typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are
special routing resources that span multiple rows,
columns, or modules. Long tracks employ three and
sometimes five antifuse connections. This increases
capacitance and resistance, resulting in longer net delays
for macros connected to long tracks. Typically up to 6
percent of nets in a fully utilized device require long
tracks. Long tracks contribute approximately 4 ns to 8.4
ns delay. This additional delay is represented statistically
in higher fanout (FO = 24) routing delays in the
datasheet specifications section.
Timing Derating
SX devices are manufactured in a CMOS process.
Therefore, device performance varies according to
temperature, voltage, and process variations. Minimum
timing parameters reflect maximum operating voltage,
minimum
operating
temperature,
and
best-case
processing.
Maximum
timing
parameters
reflect
minimum
operating
voltage,
maximum
operating
temperature, and worst-case processing.
Figure 1-17 Flip-Flops
t
CLR
(positive edge triggered)
D
CLK
CLR
PRESET
Q
D
CLK
Q
CLR
PRESET
t
HPWH'
t
WASYN
t
HD
t
SUD
t
HP
t
HPWL
'
t
RCO
t
PRESET
RPWL
RPWH
相關PDF資料 |
PDF描述 |
|---|---|
| A54SX08-1VQG100 | IC FPGA SX 12K GATES 100-VQFP |
| A42MX16-PQG208 | IC FPGA MX SGL CHIP 24K 208-PQFP |
| A42MX16-PQ208 | IC FPGA MX SGL CHIP 24K 208-PQFP |
| A42MX09-3PQ100 | IC FPGA MX SGL CHIP 14K 100-PQFP |
| EMC55DRSN-S273 | CONN EDGECARD 110PS DIP .100 SLD |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A54SX08-1VQ100I | 功能描述:IC FPGA SX 12K GATES 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:SX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA（27X27） |
| A54SX08-1VQ100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| A54SX08-1VQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs |
| A54SX08-1VQ208I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs |
| A54SX08-1VQ208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。