參數(shù)資料
型號(hào): A43E06161V-75U
廠商: AMIC Technology Corporation
英文描述: 512K X 16 Bit X 2 Banks Synchronous DRAM
中文描述: 為512k × 16位× 2銀行同步DRAM
文件頁數(shù): 26/46頁
文件大?。?/td> 1289K
代理商: A43E06161V-75U
A43E06161
PRELIMINARY (July, 2005, Version 0.1)
25
AMIC Technology, Corp.
Page Read & Write Cycle at Same Bank @Burst Length=4
t
RDL
High
t
RCD
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLOCK
CKE
CS
RAS
CAS
ADDR
BA
WE
DQM
DQ
(CL=2)
Row Active
(A-Bank)
Read
(A-Bank)
Precharge
(A-Bank)
: Don't care
*Note 2
Ra
Ca0
Cb0
Cc0
Ra
A10/AP
Qa0
Qa1
Qb0
Qb1
Dc0
Dc1
Dd0
Dd1
Qa0
Qa1
Qb0
Write
(A-Bank)
Cd0
t
CDL
*Note 2
*Note1
*Note3
Dc0
Dc1
Dd0
Dd1
Read
(A-Bank)
Write
(A-Bank)
DQ
(CL=3)
*Note :
1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, t
RDL
before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data
after Row precharge cycle will be masked internally.
相關(guān)PDF資料
PDF描述
A43E06161V-75UF 512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95 Switch Guard; For Use With:2 Position Toggle Switches; Features:Flush Mount; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Accessory Type:Switch Guard RoHS Compliant: No
A43E06161V-95F 512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95U 512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95UF 512K X 16 Bit X 2 Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A43E06161V-75UF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95F 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95U 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM
A43E06161V-95UF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 16 Bit X 2 Banks Synchronous DRAM