- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362024 > A42MX36-1PQ240I Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX36-1PQ240I |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場(chǎng)可編程門陣列（FPGA） |
| 文件頁數(shù)： | 8/116頁 |
| 文件大?。?/td> | 3110K |
| 代理商： | A42MX36-1PQ240I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
40MX and 42MX FPGA Families
8
v5.0
MultiPlex I/O Modules
MultiPlex I/O supports the most common voltage standards
today: pure 5.0V operation, pure 3.3V operation, and mixed
3.3V operation with 5.0V I/O tolerance for maximum
performance. Internal array performance is retained in 3.3V
systems by using complimentary pass gates that operate as
fast as they do at 5.0V at 3.3V.
MultiPlex I/O includes selectable PCI output drives in
certain 42MX devices, enabling 100% PCI-compliance for
both 5.0V and 3.3V systems. For low-power systems,
MultiPlex I/O is used to turn off all inputs and outputs to cut
current consumption to below 100μA.
The MultiPlex I/O modules provide the interface between
the device pins and the logic array. The top of
Figure 6
is a
block diagram of the 42MX I/O module. A variety of user
functions, determined by a library macro selection, can be
implemented in the module. (Refer to the
Macro Library
Guide
for more information.) All 42MX I/O modules contain
tristate buffers, with input and output latches that can be
configured for input, output, or bi-directional operation.
All 42MX devices contain flexible I/O structures (
Figure 7 on
page 9
), where each output pin has a dedicated
output-enable control. The I/O module can be used to latch
input or output data, or both, providing a fast set-up time. In
addition, the Actel Designer Series software tools can build
a D-type flip-flop using a C-module to register input and
output signals. To achieve 5.0V or 3.3V PCI-compliant output
drives on A42MX24 and A42MX36 devices, a chip-wide PCI
fuse is programmed. When the PCI fuse is not programmed,
the output drive is standard. (See the bottom portion of
Figure 6
.)
Actel
’
s Designer Series development tools provide a design
library of I/O macrofunctions that can implement all I/O
configurations supported by the MX FPGAs.
Routing Structure
The MX architecture uses vertical and horizontal routing
tracks to interconnect the various logic and I/O modules.
These routing tracks are metal interconnects that may be
either of continuous length or broken into pieces called
segments. Varying segment lengths allows the interconnect
of over 90% of design tracks to occur with only two antifuse
connections. Segments can be joined together at the ends
using antifuses to increase their lengths up to the full length
of the track. All interconnects can be accomplished with a
maximum of four antifuses.
Horizontal Routing
Horizontal channels are located between the rows of
modules and are composed of several routing tracks. The
horizontal routing tracks within the channel are divided
into one or more segments. The minimum horizontal
segment length is the width of a module pair, and the
maximum horizontal segment length is the full length of the
channel. Any segment that spans more than one-third at the
row length is considered a long horizontal segment. A
typical channel is shown in
Figure 8 on page 9
.
Non-dedicated horizontal routing tracks are used to route
signal nets; dedicated routing tracks are used for global
clock networks and for power and ground tie-off tracks.
Vertical Routing
Another set of routing tracks run vertically through the
module. There are three types of vertical tracks: input,
output, and long, which are also divided into one or more
segments. Each segment in an input track is dedicated to
the input of a particular module; each segment in an output
track is dedicated to the output of a particular module. Long
segments are uncommitted and can be assigned during
Figure 6
42MX I/O Module
G/CLK*
Q
D
EN
PAD
* Can be Configured as a Latch or D Flip-Flop
(Using C-Module)
From Array
To Array
G/CLK*
Q
D
Signal
PCI Enable
Fuse
PCI
Drive
Schematic
STD
Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX36-1PQ240M | Field Programmable Gate Array (FPGA) |
| A42MX36-2BG272 | Field Programmable Gate Array (FPGA) |
| A42MX36-2BG272I | Field Programmable Gate Array (FPGA) |
| A42MX36-2BG272M | Field Programmable Gate Array (FPGA) |
| A42MX36-2CQ208 | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX36-1PQ240M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 90MHZ/151MHZ 0.45UM 3.3V/5V 240PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 54K 240-PQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 202 I/O 240PQFP |
| A42MX36-1PQG208 | 功能描述:IC FPGA MX SGL CHIP 54K 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX36-1PQG208I | 功能描述:IC FPGA MX SGL CHIP 54K 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX36-1PQG208M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 90MHZ/151MHZ 0.45UM 3.3V/5V 208PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 176 I/O 208PQFP |
| A42MX36-1PQG240 | 功能描述:IC FPGA MX SGL CHIP 54K 240-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。