參數(shù)資料
型號: A42MX24-3VQ100ES
廠商: Electronic Theatre Controls, Inc.
英文描述: Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 25/123頁
文件大小: 854K
代理商: A42MX24-3VQ100ES
40MX and 42MX FPGA Families
v6.0
1-19
Output Drive Characteristics for 5.0V PCI Signaling
MX PCI device I/O drivers were designed specifically for high-performance PCI systems.
Figure 1-16 on page 1-21
shows
the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus
Specification.
Table 17
DC Specification (5.0V PCI Signaling)
1
PCI
MX
Symbol
Parameter
Condition
Min.
Max.
Min.
Max.
Units
V
CCI
Supply Voltage for I/Os
4.75
5.25
4.75
5.25
2
V
V
IH
Input High Voltage
2.0
V
CC
+ 0.5
2.0
V
CCI
+ 0.3
V
V
IL
Input Low Voltage
–0.5
0.8
–0.3
0.8
V
I
IH
Input High Leakage Current
V
IN
= 2.7V
70
10
μA
I
IL
Input Low Leakage Current
V
IN
=0.5V
–70
–10
μA
V
OH
Output High Voltage
I
OUT
= –2 mA
I
OUT
= –6 mA
2.4
3.84
V
V
OL
Output Low Voltage
I
OUT
= 3 mA,
6 mA
0.55
0.33
V
C
IN
Input Pin Capacitance
10
10
pF
C
CLK
CLK Pin Capacitance
5
12
10
pF
L
PIN
Pin Inductance
20
< 8 nH
3
nH
Notes:
1. PCI Local Bus Specification, Version 2.1, Section 4.2.1.1.
2. Maximum rating for V
CCI
–0.5V to 7.0V.
3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.
Table 18
AC Specifications (5.0V PCI Signaling)*
PCI
MX
Symbol
Parameter
Condition
–5 < V
IN
–1
Min.
Max.
Min.
Max.
Units
I
CL
Low Clamp Current
–25 + (V
IN
+1)
/0.015
–60
–10
mA
Slew (r)
Output Rise Slew Rate
0.4V to 2.4V load
1
5
1.8
2.8
V/ns
Slew (f)
Output Fall Slew Rate
2.4V to 0.4V load
1
5
2.8
4.3
V/ns
Note:
*PCI Local Bus Specification, Version 2.1, Section 4.2.1.2.
相關(guān)PDF資料
PDF描述
A42MX24-3VQ100I Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85
A42MX24-3VQ100M Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85
A42MX24-FBG100 Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85
A42MX24-FVQ100 Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-SSOP -40 to 85
A42MX24-FVQ100A 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX24-FPL84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A42MX24-FPLG84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A42MX24-FPQ160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A42MX24-FPQ208 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)
A42MX24-FPQG160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA(27X27)