參數(shù)資料
    型號: A42MX24-3CQ100ES
    廠商: Electronic Theatre Controls, Inc.
    英文描述: Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85
    中文描述: 40MX和42MX FPGA系列
    文件頁數(shù): 45/123頁
    文件大?。?/td> 854K
    代理商: A42MX24-3CQ100ES
    40MX and 42MX FPGA Families
    v6.0
    1-39
    Table 29
    A40MX02 Timing Characteristics (Nominal 3.3V Operation)
    (Worst-Case Commercial Conditions, V
    CC
    = 3.0V, T
    J
    = 70°C)
    ‘–3’ Speed
    ‘–2’ Speed
    ‘–1’ Speed
    ‘Std’ Speed
    ‘–F’ Speed
    Parameter Description
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Min.
    Max. Units
    Logic Module Propagation Delays
    t
    PD1
    Single Module
    1.7
    2.0
    2.3
    2.7
    3.7
    ns
    t
    PD2
    Dual-Module Macros
    3.7
    4.3
    4.9
    5.7
    8.0
    ns
    t
    CO
    Sequential Clock-to-Q
    1.7
    2.0
    2.3
    2.7
    3.7
    ns
    t
    GO
    Latch G-to-Q
    1.7
    2.0
    2.3
    2.7
    3.7
    ns
    t
    RS
    Logic Module Predicted Routing Delays
    1
    Flip-Flop (Latch) Reset-to-Q
    1.7
    2.0
    2.3
    2.7
    3.7
    ns
    t
    RD1
    FO=1 Routing Delay
    2.0
    2.2
    2.5
    3.0
    4.2
    ns
    t
    RD2
    FO=2 Routing Delay
    2.7
    3.1
    3.5
    4.1
    5.7
    ns
    t
    RD3
    FO=3 Routing Delay
    3.4
    3.9
    4.4
    5.2
    7.3
    ns
    t
    RD4
    FO=4 Routing Delay
    4.2
    4.8
    5.4
    6.3
    8.9
    ns
    t
    RD8
    Logic Module Sequential Timing
    2
    FO=8 Routing Delay
    7.1
    8.2
    9.2
    10.9
    15.2
    ns
    t
    SUD
    t
    HD3
    Flip-Flop (Latch) Data Input Set-Up
    4.3
    4.9
    5.6
    6.6
    9.2
    ns
    Flip-Flop (Latch) Data Input Hold
    0.0
    0.0
    0.0
    0.0
    0.0
    ns
    t
    SUENA
    Flip-Flop (Latch) Enable Set-Up
    4.3
    4.9
    5.6
    6.6
    9.2
    ns
    t
    HENA
    Flip-Flop (Latch) Enable Hold
    0.0
    0.0
    0.0
    0.0
    0.0
    ns
    t
    WCLKA
    Flip-Flop (Latch) Clock Active
    Pulse Width
    4.6
    5.3
    6.0
    7.0
    9.8
    ns
    t
    WASYN
    Flip-Flop (Latch)
    Asynchronous Pulse Width
    4.6
    5.3
    6.0
    7.0
    9.8
    ns
    t
    A
    Flip-Flop Clock Input Period
    6.8
    7.8
    8.9
    10.4
    14.6
    ns
    f
    MAX
    Flip-Flop (Latch) Clock
    Frequency (FO = 128)
    109
    101
    92
    80
    48
    MHz
    Input Module Propagation Delays
    t
    INYH
    Pad-to-Y HIGH
    1.0
    1.1
    1.3
    1.5
    2.1
    ns
    t
    INYL
    Pad-to-Y LOW
    0.9
    1.0
    1.1
    1.3
    1.9
    ns
    Notes:
    1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
    device performance. Post-route timing analysis or simulation is required to determine actual performance.
    2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
    3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold
    time for this macro.
    4. Delays based on 35 pF loading.
    相關PDF資料
    PDF描述
    A42MX24-3CQ100I Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85
    A42MX24-3CQ100M Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85
    A42MX24-3PL100I Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85
    A42MX24-3PL100M Octal Bus Transceivers With 3-State Outputs 20-PDIP -40 to 85
    A42MX24-3PQ100ES 40MX and 42MX FPGA Families
    相關代理商/技術參數(shù)
    參數(shù)描述
    A42MX24-3PL84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
    A42MX24-3PL84I 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
    A42MX24-3PLG84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
    A42MX24-3PLG84I 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
    A42MX24-3PQ160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)