- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352479 > A42MX24-1TQ100ES (Electronic Theatre Controls, Inc.) Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:222V; Power Rating:25VA; Mounting Type:Chassis; External Depth:1.938"; External Height:2.313"; External Width:2.813"; Leaded Process Compatible:Yes PDF資料下載
參數(shù)資料
| 型號： | A42MX24-1TQ100ES |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:222V; Power Rating:25VA; Mounting Type:Chassis; External Depth:1.938"; External Height:2.313"; External Width:2.813"; Leaded Process Compatible:Yes |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 16/93頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX24-1TQ100ES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
23
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
8
TABLE 37. BC CONDITION CODES
BIT
CODE
LT/GP0
EQ/GP1
RETRY0
RETRY1
RETRY0
RETRY1
D
E
GP2
GP3
GP4
GP5
GP6
GP7
NORESP
GD BLK
XFER
NAME
(BIT 4 = 0)
These two bits reflect the retry status of the most recent message. The number of times that the mes-
sage was retried is delineated by these two bits as shown below:
RETRY COUNT 1
RETRY COUNT 0
Number of
(bit 14)
(bit 13)
Message Retries
0
1
0
N/A
1
2
FUNCTIONAL DESCRIPTION
INVERSE
(BIT 4 = 1)
GT-EQ/
GP0
NE/GP1
0
ALWAYS
Less than or GP0 flag. This bit is set or cleared based on the results of the compare. If the value of the
CMT's parameter is less than the value of the message time counter, then the LT/GP0 and NE/GP1
flags will be set, while the GT-EQ/GP0 and EQ/GP1 flags will be cleared. If the value of the CMT's
parameter is equal to the value of the message time counter, then the GT-EQ/GP0 and EQ/GP1 flags
will be set, while the LT/GP0 and NE/GP1 flags will be cleared. If the value of the CMT's parameter is
greater than the current value of the message time counter, then the GT-EQ/GP0 and NE/GP1 flags will
be set, while the LT/GP0 and EQ/GP1 flags will be cleared. Also, General Purpose Flag 1 may be also
be set or cleared by a FLG operation.
NEVER
F
GP2
GP3
GP4
GP5
GP6
GP7
1
RESP
Equal Flag. This bit is set or cleared after CFT or CMT operation. If the value of the CMT's parameter is
equal to the value of the message time counter, then the EQ/GP1 flag will be set and the NE/GP1 bit
will be cleared. If the value of the CMT's parameter is not equal to the value of the message time
counter, then the NE/GP1 flag will be set and the EQ/GP1bit will be cleared. Also, General Purpose
Flag 1 may be also be set or cleared by a FLG operation.
GD BLK
XFER
BAD
MESSAGE
GOOD
MESSAGE
The ALWAYS flag should be set (bit 4 = 0) to designate an instruction as unconditional. The NEVER bit
(bit 4 = 1) can be used to implement a NOP or "skip" instruction.
C
BAD MESSAGE indicates either a format error, loop test fail, or no response error for the most recent
message. Note that a "Status Set" condition has no effect on the "BAD MESSAGE/GOOD MESSAGE"
condition code.
FMT ERR
9
FMT ERR indicates that the received portion of the most recent message contained one or more viola-
tions of the 1553 message validation criteria (sync, encoding, parity, bit count, word count, etc.), or the
RT's status word received from a responding RT contained an incorrect RT address field.
MASKED
STATUS
BIT
MASKED
STATUS
BIT
B
General Purpose Flags may be set, cleared, or toggled by a FLG operation. The host processor can
set, clear, or toggle these flags in the same way as the FLG instruction by means of the BC GENERAL
PURPOSE FLAG REGISTER.
Indicates that one or both of the following conditions have occurred for the most recent message: (1) If
one (or more) of the Status Mask bits (14 through 9) in the BC Control Word is logic "0" and the corre-
sponding bit(s) is (are) set (logic "1") in the received RT Status Word. In the case of the RESERVED
BITS MASK (bit 9) set to logic "0," any or all of the 3 Reserved Status Word bits being set will result in
a MASKED STATUS SET condition; and/or (2) If BROADCAST MASK ENABLED/XOR (bit 11 of
Configuration Register #4) is logic "1" and the MASK BROADCAST bit of the message's BC Control
Word is logic "0" and the BROADCAST COMMAND RECEIVED bit in the received RT Status Word is
logic "1."
2
3
4
5
6
7
NORESP indicates that an RT has either not responded or has responded later than the BC No
Response Timeout time. The Mini-ACE
Mark3's No Response Timeout Time is defined per
MIL-STD-1553B as the time from the mid-bit crossing of the parity bit of the last word transmitted by
the BC to the mid-sync crossing of the RT Status Word. The value of the No Response Timeout value
is programmable from among the nominal values 18.5, 22.5, 50.5, and 130 s (±1 s) by means of bits
10 and 9 of Configuration Register #5.
A
For the most recent message, GD BLK XFER will be set to logic "1" following completion of a valid
(error-free) RT-to-BC transfer, RT-to-RT transfer, or transmit mode code with data message. This bit is
set to logic "0" following an invalid message. GOOD DATA BLOCK TRANSFER is always logic "0" fol-
lowing a BC-to-RT transfer, a mode code with data, or a mode code without data. The Loop Test has
no effect on GOOD DATA BLOCK TRANSFER. GOOD DATA BLOCK TRANSFER may be used to
determine if the transmitting portion of an RT-to-RT transfer was error free.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX02-1TQ100I | Power Transformer; Series:VPS; Power Rating:43VA; Mounting Type:Chassis; Current Rating:0.19 Series/0.38 Prllel A; External Depth:2.000"; External Height:2.688"; External Width:3.125"; Leaded Process Compatible:No RoHS Compliant: Yes |
| A42MX04-1TQ100I | Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:222V; Power Rating:80VA; Mounting Type:Chassis; Current Rating:0.35 Series/0.7 Prllel AA; External Depth:2.313"; External Height:3.000"; External Width:2.500" |
| A42MX09-1TQ100I | XFRMR PWR 230.0VCT 0.57A QC .250 |
| A42MX02-1VQ100 | XFRMR PWR 28.0VCT 4.6A QC .250 |
| A42MX04-1VQ100 | XFRMR PWR 28.0VCT 6.25A QC .250 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX24-1TQ176 | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-1TQ176I | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-1TQ176M | 制造商:Microsemi Corporation 功能描述:FPGA 36K GATES 912 CELLS 0.45UM 3.3V/5V 176TQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 150 I/O 176TQFP |
| A42MX24-1TQG176 | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX24-1TQG176I | 功能描述:IC FPGA MX SGL CHIP 36K 176-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。