參數(shù)資料
型號: A42MX16
廠商: Electronic Theatre Controls, Inc.
英文描述: Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SO -40 to 85
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 31/123頁
文件大?。?/td> 854K
代理商: A42MX16
40MX and 42MX FPGA Families
v6.0
1-25
Parameter Measurement
Figure 1-21
Output Buffer Delays
Figure 1-22
AC Test Loads
To AC test loads (shown below)
PAD
D
E
TRIBUFF
In
50%
PAD
V
OL
1.5V
50%
V
OH
1.5V
E
50%
V
CCI
PAD
1.5V
V
OL
50%
10%
E
50%
PAD
GND
1.5V
50%
V
OH
90%
tENZL
tENLZ
tENZH
tENHZ
tDLH
tDHL
35 pF
Load 1
(Used to measure propagation delay)
To the output under test
To the output under test
Load 2
(Used to measure rising/falling edges)
V
CCI
GND
35 pF
CCI
for tPLZ/tPZL
R to V
R=1k
Figure 1-23
Input Buffer Delays
PAD
Y
INBUF
PAD
3V
0V
1.5V
Y
GND
50%
1.5V
V
CCI
50%
tINYL
tINYH
Figure 1-24
Module Delays
S
A
B
Y
S, A or B
Y
50%
t
PLH
Y
50%
50%
50%
50%
t
PHL
50%
PHL
t
PLH
相關(guān)PDF資料
PDF描述
A42MX16-1PQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SO -40 to 85
A42MX16-1PQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-1TQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-1TQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-1VQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1BG100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families