參數(shù)資料
型號: A42MX16-FPQ100ES
廠商: Electronic Theatre Controls, Inc.
英文描述: Octal Transparent D-Type Latches With 3-State Outputs 20-SO -40 to 85
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 18/123頁
文件大小: 854K
代理商: A42MX16-FPQ100ES
40MX and 42MX FPGA Families
1-12
v6.0
JTAG Mode Activation
The JTAG test logic circuit is activated in the Designer
software by selecting Tools -> Device Selection. This
brings up the Device Selection dialog box as shown in
Figure 1-15
. The JTAG test logic circuit can be enabled by
clicking the "Reserve JTAG Pins" check box.
Table 5
explains the pins' behavior in either mode.
TRST Pin and TAP Controller Reset
An active reset (TRST) pin is not supported; however, MX
devices contain power-on circuitry that resets the
boundary scan circuitry upon power-up. Also, the TMS
pin is equipped with an internal pull-up resistor. This
allows the TAP controller to remain in or return to the
Test-Logic-Reset state when there is no input or when a
logical 1 is on the TMS pin. To reset the controller, TMS
must be HIGH for at least five TCK cycles.
Boundary Scan Description Language
(BSDL) File
Conforming to the IEEE Standard 1149.1 requires that
the operation of the various JTAG components be
documented. The BSDL file provides the standard format
to describe the JTAG components that can be used by
automatic test equipment software. The file includes the
instructions that are supported, instruction bit pattern,
and the boundary-scan chain order. For an in-depth
discussion on BSDL files, please refer to
Format
相關(guān)PDF資料
PDF描述
A42MX16-FPQ100I Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-FPQ100M Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-FTQ100 Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-FTQ100A Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-FTQ100B Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-FPQ100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-FPQ100M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-FPQ160 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A42MX16-FPQ160I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A42MX16-FPQ160M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)