參數(shù)資料
型號(hào): A42MX16-2BG100M
廠商: Electronic Theatre Controls, Inc.
英文描述: Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 35/123頁
文件大小: 854K
代理商: A42MX16-2BG100M
40MX and 42MX FPGA Families
v6.0
1-29
Note:
Identical timing for falling edge clock.
Figure 1-31
42MX SRAM Synchronous Read Operation
Figure 1-32
42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)
Figure 1-33
42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)
RCLK
REN
RDAD[5:0]
RD[7:0]
Old Data
Valid
t
RCKHL
t
CKHL
t
RENH
t
RCO
t
ADH
t
DOH
t
ADSU
New Data
t
RENSU
RDAD[5:0]
RD[7:0]
Data 1
t
RDADV
t
DOH
ADDR2
ADDR1
Data 2
t
RPD
WEN
WD[7:0]
WRAD[5:0]
BLKEN
WCLK
RD[7:0]
Old Data
Valid
t
WENH
t
RPD
t
WENSU
New Data
t
DOH
t
ADSU
t
ADH
相關(guān)PDF資料
PDF描述
A42MX16-2CQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2CQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2PL100 Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2PL100A Octal D-Type Flip-Flops With Clock Enable 20-SOIC -40 to 85
A42MX16-2PL100B Octal D-Type Flip-Flops With Clock Enable 20-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-2CQ100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families