參數(shù)資料
型號: A42MX16-1VQ100I
廠商: Electronic Theatre Controls, Inc.
英文描述: Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 41/123頁
文件大?。?/td> 854K
代理商: A42MX16-1VQ100I
40MX and 42MX FPGA Families
v6.0
1-35
PCI System Timing Specification
Table 26
and
Table 27
list the critical PCI timing
parameters and the corresponding timing parameters
for the MX PCI-compliant devices.
PCI Models
Actel provides synthesizable VHDL and Verilog-HDL
models for a PCI Target interface, a PCI Target and
Target+DMA Master interface. Contact your Actel sales
representative for more details.
Table 26
Clock Specification for 33 MHz PCI
Symbol
Parameter
PCI
A42MX24
A42MX36
Units
Min.
Max.
Min.
Max.
Min.
Max.
t
CYC
CLK Cycle Time
30
4.0
4.0
ns
t
HIGH
CLK High Time
11
1.9
1.9
ns
t
LOW
CLK Low Time
11
1.9
1.9
ns
Table 27
Timing Parameters for 33 MHz PCI
PCI
A42MX24
A42MX36
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Units
t
VAL
CLK to Signal Valid—Bused Signals
2
11
2.0
9.0
2.0
9.0
ns
t
VAL(PTP)
CLK to Signal Valid—Point-to-Point
2
2
12
2.0
9.0
2.0
9.0
ns
t
ON
Float to Active
2
2.0
4.0
2.0
4.0
ns
t
OFF
Active to Float
28
8.3
1
8.3
1
ns
t
SU
Input Set-Up Time to CLK—Bused Signals
7
1.5
1.5
ns
t
SU(PTP)
Input Set-Up Time to CLK—Point-to-Point
10, 12
2
1.5
1.5
ns
t
H
Input Hold to CLK
0
0
0
ns
Notes:
1. T
OFF
is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals.
GNT# has a setup of 10; REW# has a setup of 12.
相關(guān)PDF資料
PDF描述
A42MX16-1VQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2BG100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2CQ100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2CQ100M Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
A42MX16-2PL100 Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1VQ100M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100VQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100VQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP
A42MX16-1VQG100 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-1VQG100I 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-1VQG100M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100VQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100VQFP
A42MX16-2BG100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families