參數(shù)資料
型號: A42MX09-PQ160I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 51/116頁
文件大?。?/td> 3110K
代理商: A42MX09-PQ160I
v5.0
51
40MX and 42MX FPGA Families
A42MX09 Timing Characteristics (Nominal 3.3V Operation)
(continued)
(Worst-Case Commercial Conditions, V
CC
= 3.0V, T
J
= 70
°
C)
‘–
3
Speed
‘–
2
Speed
‘–
1
Speed
Std
Speed
‘–
F
Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
TTL Output Module Timing
1
t
DLH
Data-to-Pad HIGH
3.4
3.8
4.3
5.1
7.1
ns
t
DHL
Data-to-Pad LOW
4.0
4.5
5.1
6.1
8.3
ns
t
ENZH
Enable Pad Z to HIGH
3.7
4.1
4.6
5.5
7.6
ns
t
ENZL
Enable Pad Z to LOW
4.1
4.5
5.1
6.1
8.5
ns
t
ENHZ
Enable Pad HIGH to Z
6.9
7.6
8.6
10.2
14.2
ns
t
ENLZ
Enable Pad LOW to Z
7.5
8.3
9.4
11.1
15.5
ns
t
GLH
G-to-Pad HIGH
5.8
6.5
7.3
8.6
12.0
ns
t
GHL
G-to-Pad LOW
5.8
6.5
7.3
8.6
12.0
ns
t
LSU
I/O Latch Set-Up
0.7
0.8
0.9
1.0
1.4
ns
t
LH
I/O Latch Hold
0.0
0.0
0.0
0.0
0.0
ns
t
LCO
I/O Latch Clock-to-Out (Pad-to-Pad),
64 Clock Loading
8.7
9.7
10.9
12.9
18.0
ns
t
ACO
Array Clock-to-Out (Pad-to-Pad),
64 Clock Loading
12.2
13.5
15.4
18.1
25.3
ns
d
TLH2
d
THL2
CMOS Output Module Timing
1
Capacity Loading, LOW to HIGH
0.00
0.00
0.00
0.10
0.01
ns/pF
Capacity Loading, HIGH to LOW
0.09
0.10
0.10
0.10
0.10
ns/pF
t
DLH
Data-to-Pad HIGH
3.4
3.8
5.5
6.4
9.0
ns
t
DHL
Data-to-Pad LOW
4.1
4.5
4.2
5.0
7.0
ns
t
ENZH
Enable Pad Z to HIGH
3.7
4.1
4.6
5.5
7.6
ns
t
ENZL
Enable Pad Z to LOW
4.1
4.5
5.1
6.1
8.5
ns
t
ENHZ
Enable Pad HIGH to Z
6.9
7.6
8.6
10.2
14.2
ns
t
ENLZ
Enable Pad LOW to Z
7.5
8.3
9.4
11.1
15.5
ns
t
GLH
G-to-Pad HIGH
5.8
6.5
7.3
8.6
12.0
ns
t
GHL
G-to-Pad LOW
5.8
6.5
7.3
8.6
12.0
ns
t
LSU
I/O Latch Set-Up
0.7
0.8
0.9
1.0
1.4
ns
t
LH
I/O Latch Hold
0.0
0.0
0.0
0.0
0.0
ns
t
LCO
I/O Latch Clock-to-Out (Pad-to-Pad),
64 Clock Loading
8.7
9.7
10.9
12.9
18.0
ns
t
ACO
Array Clock-to-Out (Pad-to-Pad),
64 Clock Loading
12.2
13.5
15.4
18.1
25.3
ns
d
TLH
Capacity Loading, LOW to HIGH
0.04
0.04
0.05
0.06
0.08
ns/pF
d
THL
Notes:
1.
2.
Capacity Loading, HIGH to LOW
0.05
0.05
0.06
0.07
0.10
ns/pF
Delays based on 35 pF loading.
Slew rates measured from 10% to 90% V
CCI
.
相關PDF資料
PDF描述
A42MX09-PQ160M Field Programmable Gate Array (FPGA)
A42MX09-TQ176 Field Programmable Gate Array (FPGA)
A42MX09-TQ176I Field Programmable Gate Array (FPGA)
A42MX09-TQ176M Field Programmable Gate Array (FPGA)
A42MX09-VQ100 Field Programmable Gate Array (FPGA)
相關代理商/技術參數(shù)
參數(shù)描述
A42MX09-PQ160M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 14K Gates 336 Cells 129MHz/215MHz 0.45um Technology 3.3V/5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA 14K GATES 336 CELLS 129MHZ/215MHZ 0.45UM 3.3V/5V 160PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 14K 160-PQFP
A42MX09-PQ208A 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX Automotive FPGA Families
A42MX09-PQG100 功能描述:IC FPGA 104I/O 100PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP(28x28)
A42MX09-PQG100A 功能描述:IC FPGA MX SGL CHIP 14K 100-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
A42MX09-PQG100I 功能描述:IC FPGA MX SGL CHIP 14K 100-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)