• <ins id="hwth1"><noframes id="hwth1"><label id="hwth1"></label></noframes></ins>
    <em id="hwth1"></em>
  • <small id="hwth1"><sup id="hwth1"></sup></small>
  • 參數(shù)資料
    型號: A42MX09-3VQ100I
    廠商: Electronic Theatre Controls, Inc.
    英文描述: 40MX and 42MX FPGA Families
    中文描述: 40MX和42MX FPGA系列
    文件頁數(shù): 56/123頁
    文件大小: 854K
    代理商: A42MX09-3VQ100I
    40MX and 42MX FPGA Families
    1-50
    v6.0
    TTL Output Module Timing
    5
    t
    DLH
    Data-to-Pad HIGH
    2.5
    2.7
    3.1
    3.6
    5.1
    ns
    t
    DHL
    Data-to-Pad LOW
    2.9
    3.2
    3.6
    4.3
    6.0
    ns
    t
    ENZH
    Enable Pad Z to HIGH
    2.6
    2.9
    3.3
    3.9
    5.5
    ns
    t
    ENZL
    Enable Pad Z to LOW
    2.9
    3.2
    3.7
    4.3
    6.1
    ns
    t
    ENHZ
    Enable Pad HIGH to Z
    4.9
    5.4
    6.2
    7.3
    10.2
    ns
    t
    ENLZ
    Enable Pad LOW to Z
    5.3
    5.9
    6.7
    7.9
    11.1
    ns
    t
    GLH
    G-to-Pad HIGH
    2.6
    2.9
    3.3
    3.8
    5.3
    ns
    t
    GHL
    G-to-Pad LOW
    2.6
    2.9
    3.3
    3.8
    5.3
    ns
    t
    LSU
    I/O Latch Set-Up
    0.5
    0.5
    0.6
    0.7
    1.0
    ns
    t
    LH
    I/O Latch Hold
    0.0
    0.0
    0.0
    0.0
    0.0
    ns
    t
    LCO
    I/O Latch Clock-to-Out (Pad-to-
    Pad), 64 Clock Loading
    5.2
    5.8
    6.6
    7.7
    10.8
    ns
    t
    ACO
    Array Clock-to-Out (Pad-to-Pad),
    64 Clock Loading
    7.4
    8.2
    9.3
    10.9
    15.3
    ns
    d
    TLH
    Capacity Loading, LOW to HIGH
    0.03
    0.03
    0.03
    0.04
    0.06
    ns/pF
    d
    THL
    Capacity Loading, HIGH to LOW
    0.04
    0.04
    0.04
    0.05
    0.07
    ns/pF
    Table 32
    A42MX09 Timing Characteristics (Nominal 5.0V Operation) (Continued)
    (Worst-Case Commercial Conditions, V
    CCA
    = 4.75V, T
    J
    = 70°C)
    ‘–3’ Speed
    ‘–2’ Speed
    ‘–1’ Speed
    ‘Std’ Speed
    ‘–F’ Speed
    Units
    Parameter Description
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    Notes:
    1. For dual-module macros, use t
    PD1
    + t
    RD1
    + t
    PDn
    , t
    CO
    + t
    RD1
    + t
    PDn
    , or t
    PD1
    + t
    RD1
    + t
    SUD
    , whichever is appropriate.
    2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
    device performance. Post-route timing analysis or simulation is required to determine actual performance.
    3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
    obtained from the Timer utility.
    4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/
    hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
    the G input subtracts (adds) to the internal setup (hold) time.
    5. Delays based on 35 pF loading.
    相關(guān)PDF資料
    PDF描述
    A42MX09-FTQ100B 40MX and 42MX FPGA Families
    A42MX09-FTQ100ES 40MX and 42MX FPGA Families
    A42MX09-FTQ100I 40MX and 42MX FPGA Families
    A42MX09-FTQ100M 40MX and 42MX FPGA Families
    A42MX09-FVQ100 40MX and 42MX FPGA Families
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    A42MX09-3VQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
    A42MX09-3VQG100 功能描述:IC FPGA MX SGL CHIP 14K 100VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
    A42MX09-3VQG100I 功能描述:IC FPGA MX SGL CHIP 14K 100VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
    A42MX09-BG100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
    A42MX09-BG100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families