參數(shù)資料
型號： A42MX09-1PL100I
廠商： Electronic Theatre Controls, Inc.
英文描述： 40MX and 42MX FPGA Families
中文描述： 40MX和42MX FPGA系列
文件頁數(shù)： 80/123頁
文件大?。?/td> 854K
代理商： A42MX09-1PL100I
40MX and 42MX FPGA Families
1-74
v6.0
Synchronous SRAM Operations (Continued)
t
ADH
t
RENSU
t
RENH
t
WENSU
t
WENH
t
BENS
t
BENH
Asynchronous SRAM Operations
Address/Data Hold Time
0.0
0.0
0.0
0.0
0.0
ns
Read Enable Set-Up
0.9
1.0
1.1
1.3
1.8
ns
Read Enable Hold
4.8
5.3
6.0
7.0
9.8
ns
Write Enable Set-Up
3.8
4.2
4.8
5.6
7.8
ns
Write Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
Block Enable Set-Up
3.9
4.3
4.9
5.7
8.0
ns
Block Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
t
RPD
t
RDADV
t
ADSU
t
ADH
t
RENSUA
Asynchronous Access Time
11.3
12.6
14.3
16.8
23.5
ns
Read Address Valid
12.3
13.7
15.5
18.2
25.5
ns
Address/Data Set-Up Time
2.3
2.5
2.8
3.4
4.8
ns
Address/Data Hold Time
0.0
0.0
0.0
0.0
0.0
ns
Read Enable Set-Up to Address
Valid
0.9
1.0
1.1
1.3
1.8
ns
t
RENHA
t
WENSU
t
WENH
t
DOH
Input Module Propagation Delays
Read Enable Hold
4.8
5.3
6.0
7.0
9.8
ns
Write Enable Set-Up
3.8
4.2
4.8
5.6
7.8
ns
Write Enable Hold
0.0
0.0
0.0
0.0
0.0
ns
Data Out Hold Time
1.8
2.0
2.1
2.5
3.5
ns
t
INPY
t
INGO
Input Data Pad-to-Y
1.4
1.6
1.8
2.1
3.0
ns
Input Latch Gate-to-
Output
2.0
2.2
2.5
2.9
4.1
ns
t
INH
t
INSU
t
ILA
Notes:
1. For dual-module macros, use t
PD1
+ t
RD1
+ t
PDn
, t
CO
+ t
RD1
+ t
PDn
, or t
PD1
+ t
RD1
+ t
SUD
, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
Input Latch Hold
0.0
0.0
0.0
0.0
0.0
ns
Input Latch Set-Up
0.7
0.7
0.8
1.0
1.4
ns
Latch Active Pulse Width
6.5
7.3
8.2
9.7
13.5
ns
Table 39
A42MX36 Timing Characteristics (Nominal 3.3V Operation) (Continued)
(Worst-Case Commercial Conditions, V
CCA
= 3.0V, T
J
= 70°C)
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
‘–F’ Speed
Parameter Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
相關(guān)PDF資料
PDF描述
A42MX09-1PL100M 40MX and 42MX FPGA Families
A42MX09-1PQ100I 40MX and 42MX FPGA Families
A42MX09-1PQ100M 40MX and 42MX FPGA Families
A42MX09-1TQ100M 40MX and 42MX FPGA Families
A42MX09-1VQ100I 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX09-1PL100M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX09-1PL84 功能描述:IC FPGA MX SGL CHIP 14K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17）
A42MX09-1PL84I 功能描述:IC FPGA MX SGL CHIP 14K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27）
A42MX09-1PL84M 制造商:Microsemi Corporation 功能描述:FPGA 42MX Family 14K Gates 336 Cells 148MHz/247MHz 0.45um Technology 3.3V/5V 84-Pin PLCC 制造商:Microsemi Corporation 功能描述:FPGA 14K GATES 336 CELLS 148MHZ/247MHZ 0.45UM 3.3V/5V 84PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA 72 I/O 84PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 14K 84-PLCC
A42MX09-1PLG84 功能描述:IC FPGA MX SGL CHIP 14K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17）
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*