參數(shù)資料
型號: A42L2604V-45
廠商: AMIC Technology Corporation
英文描述: 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
中文描述: 4米× 4的CMOS動態(tài)RAM與江戶頁面模式
文件頁數(shù): 10/25頁
文件大?。?/td> 259K
代理商: A42L2604V-45
A42L2604 Series
PRELIMINARY (June, 2002, Version 0.3)
9
AMIC Technology, Inc.
Notes:
1. I
CC1
, I
CC3
, I
CC4
, and I
CC5
depend on cycle rate.
2. I
CC1
and I
CC4
depend on output loading. Specified values are obtained with the outputs open.
3. An initial pause of 200
μ
s is required after power-up followed by any 8 RAS cycles before proper device operation is
achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8
RAS cycles are required. 8 initialization cycles are required after extended periods of bias without clocks.
4. AC Characteristics assume t
T
= 2ns. All AC parameters are measured with a load equivalent to two TTL loads and
50pF, V
IL
(min.)
GND and V
IH
(max.)
VCC.
5. V
IH
(min.) and V
IL
(max.) are reference levels for measuring timing of input signals. Transition times are measured
between V
IH
and V
IL
.
6. Operation within the t
RCD
(max.) limit insures that t
RAC
(max.) can be met. t
RCD
(max.) is specified as a reference
point only. If t
RCD
is greater than the specified t
RCD
(max.) limit, then access time is controlled exclusively by t
CAC
.
7. Operation within the t
RAD
(max.) limit insures that t
RAC
(max.) can be met. t
RAD
(max.) is specified as a reference
point only. If t
RAD
is greater than the specified t
RAD
(max.) limit, then access time is controlled exclusively by t
AA
.
8. Assumes three state test load (5pF and a 500
Thevenin equivalent).
9. Either t
RCH
or t
RRH
must be satisfied for a read cycle.
10. t
OFF
(max.) defines the time at which the output achieves the open circuit condition; it is not referenced to output
voltage levels.
11. t
WCS
, t
WCH
, t
RWD
, t
CWD
and t
AWD
are not restrictive operating parameters. They are included in the data sheet
as electrical characteristics only. If t
WCS
t
WCS
(min.) and t
WCH
t
WCH
(min.), the cycle is an early write cycle
and data-out pins will remain open circuit, high impedance, throughout the entire cycle. If t
RWD
t
RWD
(min.) , t
CWD
t
CWD
(min.) and t
AWD
t
AWD
(min.), the cycle is a read-modify-write cycle and the data out will contain data read from
the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is
indeterminate.
12. Access time is determined by the longer of t
AA
or t
CAC
or t
CPA
.
13. t
ASC
t
CP
to achieve t
PC
(min.) and t
CPA
(max.) values.
相關(guān)PDF資料
PDF描述
A42L2604V-45U 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L2604V-50 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L2604V-50U 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L2604S-50 4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L2604 AUDIO VISUAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42L2604V-45U 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L2604V-50 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L2604V-50U 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L8316 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE
A42L8316S 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE