- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362018 > A40MX04-FVQ80 Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | A40MX04-FVQ80 |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場可編程門陣列（FPGA） |
| 文件頁數(shù)： | 19/116頁 |
| 文件大?。?/td> | 3110K |
| 代理商： | A40MX04-FVQ80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
v5.0
19
40MX and 42MX FPGA Families
Active Power Component
Power dissipation in CMOS devices is usually dominated by
the active (dynamic) power dissipation. This component is
frequency-dependent and a function of the logic and the
external I/O. Active power dissipation results from charging
internal
chip
capacitances
unprogrammed antifuses, module inputs, and module
outputs, plus external capacitance due to PC board traces
and load device inputs. An additional component of the
active power dissipation is the totem pole current in the
CMOS transistor pairs. The net effect can be associated
with an equivalent capacitance that can be combined with
frequency and voltage to represent active power dissipation.
of
the
interconnect,
Equivalent Capacitance
The power dissipated by a CMOS circuit can be expressed by
the equation:
Power (μW) = C
EQ
* V
CCA2
* F
where:
C
EQ
= Equivalent capacitance expressed in picofarads
(pF)
V
CCA
= Power supply in volts (V)
F
= Switching frequency in megahertz (MHz)
Equivalent capacitance is calculated by measuring
I
CC
active at a specified frequency and voltage for each
circuit component of interest. Measurements have been
made over a range of frequencies at a fixed value of
V
CC
.
Equivalent capacitance is frequency-independent, so the
results can be used over a wide range of operating
conditions. Equivalent capacitance values are shown below.
(1)
C
EQ
Values for Actel MX FPGAs
Modules (C
EQM
)
Input Buffers (C
EQI
)
Output Buffers (C
EQO
)
Routed Array Clock Buffer Loads (C
EQCR
)
To calculate the active power dissipated from the complete
design, the switching frequency of each part of the logic
must be known. The equation below shows a piece-wise
linear summation over all components.
Power = V
CCA2
* [(m x
C
EQM
* f
m
)
Modules
+
(n *
C
EQI
* f
n
)
Inputs
+ (p * (
C
EQO
+ C
L
) * f
p
)
outputs
+
0.5 * (q
1
*
C
EQCR
* f
q1
)
routed_Clk1
+ (r
1
* f
q1
)
routed_Clk1
+
0.5 * (q
2
*
C
EQCR
* f
q2
)
routed_Clk2
+ (r
2
* f
q2
)
routed_Clk2
3.5
6.9
18.2
1.4
(2)
where:
m
n
p
q
1
Fixed Capacitance Values
for MX FPGAs (pF)
=Number of logic modules switching at frequency f
m
=Number of input buffers switching at frequency f
n
=Number of output buffers switching at frequency f
p
=Number of clock loads on the first routed array
clock
=Number of clock loads on the second routed array
clock
=lFixed capacitance due to first routed array clock
=Fixed capacitance due to second routed array
clock
C
EQM
=Equivalent capacitance of logic modules in pF
C
EQI
=Equivalent capacitance of input buffers in pF
C
EQO
=Equivalent capacitance of output buffers in pF
C
EQCR
=Equivalent capacitance of routed array clock in pF
C
L
=Output load capacitance in p
f
m
=Average logic module switching rate in MHz
f
n
=Average input buffer switching rate in MHz
f
p
=Average output buffer switching rate in MHz
f
q1
=Average first routed array clock rate in MHz
f
q2
=Average second routed array clock rate in MHz
q
2
r
1
r
2
Device Type
r
1
routed_Clk1
r
2
routed_Clk2
A40MX02
41.4
N/A
A40MX04
68.6
N/A
A42MX09
118
118
A42MX16
165
165
A42MX24
185
185
A42MX36
220
220
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A40MX04-FVQ80I | Field Programmable Gate Array (FPGA) |
| A40MX04-FVQ80M | Field Programmable Gate Array (FPGA) |
| A40MX04-PL44 | Field Programmable Gate Array (FPGA) |
| A40MX04-PL44I | Field Programmable Gate Array (FPGA) |
| A40MX04-PL44M | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A40MX04-FVQ80I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| A40MX04-FVQ80M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| A40MX04-FVQG80 | 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應(yīng)商設(shè)備封裝:289-CSP（14x14） |
| A40MX04-PL100 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A40MX04-PL100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。