參數(shù)資料
型號(hào): A40MX04-3VQ80I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場(chǎng)可編程門陣列(FPGA)
文件頁(yè)數(shù): 18/116頁(yè)
文件大?。?/td> 3110K
代理商: A40MX04-3VQ80I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
40MX and 42MX FPGA Families
18
v5.0
Package Thermal Characteristics
The device junction-to-case thermal characteristic is
θ
jc
,
and the junction-to-ambient air characteristic is
θ
ja
. The
thermal characteristics for
θ
ja
are shown with two different
air flow rates. Ambient temperature (T
A
) is used for
commercial and industrial; case temperature (T
C
) is used
for military.
Maximum junction temperature is 150
°
C.
A sample calculation of the absolute maximum power
dissipation allowed for a PQFP 160-pin package at
commercial temperature is as follows:
Power Dissipation
General Power Equation
P = [I
CC
standby + I
CC
active] * V
CCI
+ I
OL
* V
OL
* N
+ I
OH
* (V
CCI
V
OH
) * M
where:
I
CC
standby is the current flowing when no inputs or
outputs are changing.
I
CC
active is the current flowing due to CMOS switching.
I
OL
, I
OH
are TTL sink/source currents.
V
OL
, V
OH
are TTL level output voltages.
N equals the number of outputs driving TTL loads to V
OL
.
M equals the number of outputs driving TTL loads to V
OH
.
Accurate values for N and M are difficult to determine
because they depend on the family type, on design details,
and on the system I/O. The power can be divided into two
components: static and active.
Static Power Component
Actel FPGAs have small static power components that
result in power dissipation lower than PALs or CPLDs. By
integrating multiple PALs/CPLDs into one FPGA, an even
greater reduction in board-level power dissipation can
be achieved.
The power due to standby current is typically a small
component of the overall power. Standby power is
calculated for commercial, worst-case conditions:
I
CC
V
CCA
2 mA
5.25 V
The static power dissipation by TTL loads depends on the
number of outputs driving HIGH or LOW, and on the DC load
current. Again, this number is typically small. For instance,
a 32-bit bus sinking 4 mA at 0.33V will generate 42 mW with
all outputs driving LOW, and 140 mW with all outputs driving
HIGH. The actual dissipation will average somewhere in
between, as I/Os switch states with time.
Power
10.5 mW
Plastic Packages
Pin Count
θ
jc
θ
ja
Still Air
300 ft/min
Plastic Quad Flat Pack
100
12
34
°
C/W
31
°
C/W
Plastic Quad Flat Pack
160
10
32
°
C/W
24
°
C/W
Plastic Quad Flat Pack
208
8
30
°
C/W
23
°
C/W
Plastic Quad Flat Pack
240
3.5
19
°
C/W
16
°
C/W
Plastic Leaded Chip Carrier
44
16
43
°
C/W
31
°
C/W
Plastic Leaded Chip Carrier
68
13
36
°
C/W
25
°
C/W
Plastic Leaded Chip Carrier
84
12
32
°
C/W
22
°
C/W
Thin Plastic Quad Flat Pack
176
11
28
°
C/W
21
°
C/W
Very Thin Plastic Quad Flat Pack
80
12
39
°
C/W
33
°
C/W
Very Thin Plastic Quad Flat Pack
100
10
38
°
C/W
32
°
C/W
Plastic Ball Grid Array
272
3
20
°
C/W
14.5
°
C/W
Ceramic Packages
Pin Count
θ
jc
θ
ja
Still Air
Ceramic Quad Flat Pack
208
6.3
22
°
C/W
Ceramic Quad Flat Pack
256
6.2
20
°
C/W
ja
(°C/W)
Max. junction temp. (°C) – Max. commercial temp.
32°C/W
150°C – 70°C
2.5
W
=
=
相關(guān)PDF資料
PDF描述
A40MX04-3VQ80M Field Programmable Gate Array (FPGA)
A40MX04-FPL44 Field Programmable Gate Array (FPGA)
A40MX04-FPL44I Field Programmable Gate Array (FPGA)
A40MX04-PL84 Field Programmable Gate Array (FPGA)
A40MX04-PL84I Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A40MX04-3VQ80M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A40MX04-3VQG80 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A40MX04-3VQG80I 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A40MX04-BG100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A40MX04-BG100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families