參數(shù)資料
型號: A40MX02-1PL68I
廠商: Microsemi SoC
文件頁數(shù): 121/142頁
文件大?。?/td> 0K
描述: IC FPGA MX SGL CHIP 3K 68-PLCC
標準包裝: 19
系列: MX
輸入/輸出數(shù): 57
門數(shù): 3000
電源電壓: 3 V ~ 3.6 V,4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-LCC(J 形引線)
供應商設(shè)備封裝: 68-PLCC(24.23x24.23)
40MX and 42MX FPGA Families
1- 4
R ev isio n 1 1
provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can
be used to implement registers for other user logic within the design.
Routing Structure
The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O
modules. These routing tracks are metal interconnects that may be continuous or split into segments.
Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two
antifuse connections. Segments can be joined together at the ends using antifuses to increase their
lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four
antifuses.
Horizontal Routing
Horizontal routing tracks span the whole row length or are divided into multiple segments and are located
in between the rows of modules. Any segment that spans more than one-third of the row length is
considered a long horizontal segment. A typical channel is shown in Figure 1-6. Within horizontal routing,
dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-
dedicated tracks are used for signal nets.
Vertical Routing
Another set of routing tracks run vertically through the module. There are three types of vertical tracks:
input, output, and long. Long tracks span the column length of the module, and can be divided into
multiple segments. Each segment in an input track is dedicated to the input of a particular module; each
segment in an output track is dedicated to the output of a particular module. Long segments are
Figure 1-4
A42MX24 and A42MX36 D-Module Implementation
Figure 1-5
A42MX36 Dual-Port SRAM Block
7 Inputs
Hard-Wire to I/O
Feedback to Array
Programmable
Inverter
SRAM Module
32 x 8 or 64 x 4
(256 Bits)
Read
Port
Logic
Write
Port
Logic
RD[7:0]
Routing Tracks
Latches
Read
Logic
[5:0]
RDAD[5:0]
REN
RCLK
Latches
WD[7:0]
Latches
WRAD[5:0]
Write
Logic
MODE
BLKEN
WEN
WCLK
[5:0]
[7:0]
相關(guān)PDF資料
PDF描述
A40MX02-1PLG68I IC FPGA MX SGL CHIP 3K 68-PLCC
PCA24S08AD,112 IC EEPROM 8KBIT 400KHZ 8SOIC
EPF8636AQC160-4 IC FLEX 8000A FPGA 6K 160-PQFP
A40MX02-1PQG100 IC FPGA MX SGL CHIP 3K 100-PQFP
A40MX02-PQG100I IC FPGA MX SGL CHIP 3K 100-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A40MX02-1PL68M 制造商:Microsemi Corporation 功能描述:FPGA 40MX Family 3K Gates 295 Cells 96MHz/160MHz 0.45um Technology 3.3V/5V 68-Pin PLCC 制造商:Microsemi Corporation 功能描述:FPGA 3K GATES 295 CELLS 96MHZ/160MHZ 0.45UM 3.3V/5V 68PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 3K 68-PLCC
A40MX02-1PLG44 功能描述:IC FPGA MX SGL CHIP 3K 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應商設(shè)備封裝:289-CSP(14x14)
A40MX02-1PLG44I 功能描述:IC FPGA MX SGL CHIP 3K 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設(shè)備封裝:256-FPBGA(17x17)
A40MX02-1PLG44M 制造商:Microsemi Corporation 功能描述:FPGA 3K GATES 295 CELLS 96MHZ/160MHZ 0.45UM 3.3V/5V 44PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 3K 44-PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA 34 I/O 44PLCC
A40MX02-1PLG68 功能描述:IC FPGA MX SGL CHIP 3K 68-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設(shè)備封裝:256-FPBGA(17x17)