ProASIC3L Low Power Flash FPGAs
Revision 13
2-117
1.2 V DC Core Voltage
Table 2-196 Input DDR Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Parameter
Description
–1
Std.
Units
tDDRICLKQ1
Clock-to-Out Out_QR for Input DDR
0.43
0.37
ns
tDDRICLKQ2
Clock-to-Out Out_QF for Input DDR
0.61
0.52
ns
tDDRISUD1
Data Setup for Input DDR (fall)
0.44
0.38
ns
tDDRISUD2
Data Setup for Input DDR (rise)
0.39
0.33
ns
tDDRIHD1
Data Hold for Input DDR (fall)
0.00
ns
tDDRIHD2
Data Hold for Input DDR (rise)
0.00
ns
tDDRICLR2Q1
Asynchronous Clear-to-Out Out_QR for Input DDR
0.73
0.62
ns
tDDRICLR2Q2
Asynchronous Clear-to-Out Out_QF for Input DDR
0.89
0.76
ns
tDDRIREMCLR
Asynchronous Clear Removal Time for Input DDR
0.00
ns
tDDRIRECCLR
Asynchronous Clear Recovery Time for Input DDR
0.35
0.30
ns
tDDRIWCLR
Asynchronous Clear Minimum Pulse Width for Input DDR
0.22
0.19
ns
tDDRICKMPWH
Clock Minimum Pulse Width High for Input DDR
0.36
0.31
ns
tDDRICKMPWL
Clock Minimum Pulse Width Low for Input DDR
0.32
0.28
ns
FDDRIMAX
Maximum Frequency for Input DDR
160.00 160.00
MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.