Revision 13 5-9 Advance v0.5 (continued) The "I/O User Input/Output" pin description was updated to include" />
  • <dfn id="3xhip"></dfn>
    <dfn id="3xhip"><dd id="3xhip"><legend id="3xhip"></legend></dd></dfn>
  • <dfn id="3xhip"></dfn>
    <span id="3xhip"><nobr id="3xhip"></nobr></span>
    <dd id="3xhip"><tr id="3xhip"><label id="3xhip"></label></tr></dd>
    <tfoot id="3xhip"></tfoot>
    <form id="3xhip"><tbody id="3xhip"><sub id="3xhip"></sub></tbody></form>
    參數(shù)資料
    型號: A3PE1500-2FG676
    廠商: Microsemi SoC
    文件頁數(shù): 67/162頁
    文件大?。?/td> 0K
    描述: IC FPGA 1KB FLASH 1.5M 676-FBGA
    標準包裝: 40
    系列: ProASIC3E
    RAM 位總計: 276480
    輸入/輸出數(shù): 444
    門數(shù): 1500000
    電源電壓: 1.425 V ~ 1.575 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 70°C
    封裝/外殼: 676-BGA
    供應商設備封裝: 676-FBGA(27x27)
    ProASIC3E Flash Family FPGAs
    Revision 13
    5-9
    Advance v0.5
    (continued)
    The "I/O User Input/Output" pin description was updated to include information on
    what happens when the pin is unused.
    2-50
    The "JTAG Pins" section was updated to include information on what happens
    when the pin is unused.
    2-51
    The "Programming" section was updated to include information concerning
    serialization.
    2-53
    The "JTAG 1532" section was updated to include SAMPLE/PRELOAD
    information.
    2-54
    The "DC and Switching Characteristics" chapter was updated with new
    information.
    Starting
    on page
    3-1
    Table 3-6 was updated.
    3-5
    In Table 3-10, PAC4 was updated.
    3-8
    Table 3-19 was updated.
    3-20
    The note in Table 3-24 was updated.
    3-23
    All Timing Characteristics tables were updated from LVTTL to Register Delays
    3-26 to
    3-64
    The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.
    3-74 to
    3-79
    FTCKMAX was updated in Table 3-98.
    3-80
    Advance v0.4
    (October 2005)
    The "Packaging Tables" table was updated.
    ii
    Advance v0.3
    Figure 2-11 was updated.
    2-9
    The "Clock Resources (VersaNets)" section was updated.
    2-9
    The "VersaNet Global Networks and Spine Access" section was updated.
    2-9
    The "PLL Macro" section was updated.
    2-15
    Figure 2-27 was updated.
    2-28
    Figure 2-20 was updated.
    2-19
    Table 2-5 was updated.
    2-25
    Table 2-6 was updated.
    2-25
    The "FIFO Flag Usage Considerations" section was updated.
    2-27
    Table 2-33 was updated.
    2-51
    Figure 2-24 was updated.
    2-31
    The "Cold-Sparing Support" section is new.
    2-34
    Table 2-45 was updated.
    2-64
    Table 2-48 was updated.
    2-81
    Pin descriptions in the "JTAG Pins" section were updated.
    2-51
    The "Pin Descriptions" section was updated.
    2-50
    Table 3-7 was updated.
    3-6
    Revision
    Changes
    Page
    相關PDF資料
    PDF描述
    ACC49DREN-S93 CONN EDGECARD 98POS .100 EYELET
    A3PE1500-2FGG676 IC FPGA 1KB FLASH 1.5M 676-FBGA
    ABC49DREN-S93 CONN EDGECARD 98POS .100 EYELET
    M1A3PE1500-2FG676 IC FPGA 1KB FLASH 1.5M 676-FBGA
    ACC49DREH-S93 CONN EDGECARD 98POS .100 EYELET
    相關代理商/技術參數(shù)
    參數(shù)描述
    A3PE1500-2FG676I 功能描述:IC FPGA 1KB FLASH 1.5M 676-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 產(chǎn)品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
    A3PE1500-2FG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
    A3PE1500-2FG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
    A3PE1500-2FG896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
    A3PE1500-2FG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs