- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4375 > A1240A-PQ144C (Microsemi SoC)IC FPGA 4K GATES 144-PQFP COM PDF資料下載
參數(shù)資料
| 型號(hào)： | A1240A-PQ144C |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 20/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 4K GATES 144-PQFP COM |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | ACT™ 2 |
| LAB/CLB數(shù)： | 684 |
| 輸入/輸出數(shù)： | 104 |
| 門數(shù)： | 4000 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 144-BQFP |
| 供應(yīng)商設(shè)備封裝： | 144-PQFP（28x28） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
ACT 2 Family FPGAs
R e visio n 8
2 - 21
Pin Descriptions
CLKA
Clock A (Input)
TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic
modules. This pin can also be used as an I/O.
CLKB
Clock B (Input)
TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic
modules. This pin can also be used as an I/O.
DCLK
Diagnostic Clock (Input)
TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is
High. This pin functions as an I/O when the MODE pin is Low.
GND
Ground
Low supply voltage.
I/O
Input/Output (Input, Output)
The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are
compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low
by the ALS software.
MODE
Mode (Input)
The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is
High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide
Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the
MODE pin can be pulled High when required.
NC
No Connection
This pin is not connected to circuitry within the device.
PRA
Probe A (Output)
The Probe A pin is used to output data from any user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic
output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when
debugging has been completed. The pin’s probe capabilities can be permanently disabled to protect
programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an
I/O when the MODE pin is Low.
PRB
Probe B (Output)
The Probe B pin is used to output data from any user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic
output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when
debugging has been completed. The pin’s probe capabilities can be permanently disabled to protect
programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an
I/O when the MODE pin is Low.
SDI
Serial Data Input (Input)
Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High.
This pin functions as an I/O when the MODE pin is Low.
SDO
Serial Data Output (Output)
Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as
an I/O when the MODE pin is Low.
VCC
5.0 V Supply Voltage
High supply voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A54SX16P-VQG100M | IC FPGA SX 24K GATES 100-VQFP |
| A54SX16P-VQ100M | IC FPGA SX 24K GATES 100-VQFP |
| EP4CGX110DF27I7 | IC CYCLONE IV FPGA 110K 672FBGA |
| ABB85DHLT | CONN EDGECARD 170PS .050 DIP SLD |
| 180-015-172L030 | CONN DB15 MALE HD CRIMP TIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A1240A-PQ144I | 功能描述:IC FPGA 4K GATES 144-PQFP IND RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ACT™ 2 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP（75x75） |
| A1240A-PQ144M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 Family 4K Gates 684 Cells 90MHz 1.0um Technology 5V 144-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 4K GATES 684 CELLS 90MHZ 1.0UM 5V 144PQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 4K GATES 144-PQFP MIL |
| A1240A-PQ160B | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1240A-PQ160C | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1240A-PQ160I | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。