(Wor s t - C as e M i l i t a r y Cond i t i o n s , V CC <" />
參數(shù)資料
型號(hào): A1010B-VQG80I
廠商: Microsemi SoC
文件頁(yè)數(shù): 43/98頁(yè)
文件大小: 0K
描述: IC FPGA 1200 GATES 80-VQFP IND
標(biāo)準(zhǔn)包裝: 90
系列: ACT™ 1
LAB/CLB數(shù): 295
輸入/輸出數(shù): 57
門(mén)數(shù): 1200
電源電壓: 4.5 V ~ 5.5 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 80-TQFP
供應(yīng)商設(shè)備封裝: 80-VQFP(14x14)
48
A3 21 00 DX Ti m i n g Ch ar ac te r i st i c s
(Wor s t - C as e M i l i t a r y Cond i t i o n s , V CC = 4.5 V, TJ = 1 25°C)
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
Logic Module Combinatorial Functions
tPD
Internal Array Module Delay
3.1
4.1
ns
tPDD
Internal Decode Module Delay
3.3
4.3
ns
Logic Module Predicted Routing Delays1
tRD1
FO=1 Routing Delay
1.3
1.8
ns
tRD2
FO=2 Routing Delay
1.9
2.6
ns
tRD3
FO=3 Routing Delay
2.6
3.4
ns
tRD4
FO=4 Routing Delay
3.3
4.3
ns
tRD5
FO=8 Routing Delay
0.6
0.8
ns
tRDD
Decode-to-Output Routing Delay
0.5
0.6
ns
Logic Module Sequential Timing
tCO
Flip-Flop Clock-to-Output
3.1
4.1
ns
tGO
Latch Gate-to-Output
3.1
4.1
ns
tSU
Flip-Flop (Latch) Setup Time
0.5
0.6
ns
tH
Flip-Flop (Latch) Hold Time
0.0
ns
tRO
Flip-Flop (Latch) Reset to Output
3.1
4.1
ns
tSUENA
Flip-Flop (Latch) Enable Setup
0.9
1.2
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
ns
tWCLKA
Flip-Flop (Latch) Clock Active Pulse
Width
4.3
5.8
ns
tWASYN
Flip-Flop (Latch) Asynchronous Pulse
Width
5.6
7.5
ns
Note:
1.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
based on actual routing delay measurements performed on the device prior to shipment.
相關(guān)PDF資料
PDF描述
971-025-030R121 BACKSHELL DB25 DIECAST NKL 45DEG
A42MX16-2PQG100I IC FPGA MX SGL CHIP 24K 100-PQFP
CAT24C05YI-GT3 IC EEPROM 4KBIT 400KHZ 8TSSOP
A42MX16-2PQ100I IC FPGA MX SGL CHIP 24K 100-PQFP
A42MX16-3PQG100 IC FPGA MX SGL CHIP 24K 100-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1010J1AQE2 制造商:Switchcraft 功能描述:TOGGLE SWITCH
A1010-JQ44B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1010-JQ44C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1010-JQ44I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1010-JQ44M 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)