參數(shù)資料
型號(hào): 9LPRS502YFLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
封裝: 0.300 INCH, ROHS COMPLIANT, MO-118, SSOP-56
文件頁(yè)數(shù): 1/29頁(yè)
文件大?。?/td> 279K
代理商: 9LPRS502YFLFT
ICS9LPRS502
IDTTM/ICSTM
56-pin CK505 w/Fully Integrated Voltage Regulator + Integrated Series Resistor
1125E—02/26/09
56-PIN CK505 W/FULLY INTEGRATED VOLTAGE
REGULATOR + INTEGRATED SERIES RESISTOR
1
Datasheet
Recommended Application:
Key Specifications:
CK505 compliant clock with fully integrated voltage
regulator and Internal series resistor on differential outputs,
PCIe Gen 1 compliant
CPU outputs cycle-cycle jitter < 85ps
SRC output cycle-cycle jitter < 125ps
PCI outputs cycle-cycle jitter < 250ps
+/- 100ppm frequency accuracy on CPU & SRC
clocks
Pin Configuration
Output Features:
2 - CPU differential low power push-pull pairs
7 - SRC differential low power push-pull pairs
1 - CPU/SRC selectable differential low power push-pull
pair
1 - SRC/DOT selectable differential low power push-pull
pair
5 - PCI, 33MHz
1 - PCI_F, 33MHz free running
1 - USB, 48MHz
1 - REF, 14.318MHz
Features/Benefits:
Does not require external pass transistor for voltage
regulator
Integrated series resistors on differential outputs,
Zo=50W
Supports spread spectrum modulation, default is 0.5%
down spread
Uses external 14.318MHz crystal, external crystal
load caps are required for frequency tuning
One differential push-pull pair selectable between
SRC and two single-ended outputs
Table 1: CPU Frequency Select Table
PCICLK0/CR#_A 1
56 SCLK
VDDPCI 2
55 SDATA
PCICLK1/CR#_B 3
54 FSLC/TEST_SEL/REF0
PCICLK2/LTE 4
53 VDDREF
PCICLK3 5
52 X1
PCICLK4/SRC5_EN 6
51 X2
PCI_F5/ITP_EN 7
50 GNDREF
GNDPCI 8
49 FSLB/TEST_MODE
VDD48 9
48 CK_PWRGD/PD#
USB_48MHz/FSLA 10
47 VDDCPU
GND48 11
46 CPUCLKT0
VDD96I/O 12
45 CPUCLKC0
DOTT_96/SRCCLKT0 13
44 GNDCPU
DOTC_96/SRCCLKC0 14
43 CPUCLKT1
GND 15
42 CPUCLKC1
VDD 16
41 VDDCPUI/O
SRCCLKT1/SE1 17
40 NC
SRCCLKC1/SE2 18
39 CPUCLKT2_ITP/SRCCLKT8
GND 19
38 CPUCLKC2_ITP/SRCCLKC8
VDDPLL3I/O 20
37 VDDSRCI/O
SRCCLKT2/SATACLKT 21
36 SRCCLKT7/CR#_F
SRCCLKC2/SATACLKC 22
35 SRCCLKC7/CR#_E
GNDSRC 23
34 GNDSRC
SRCCLKT3/CR#_C 24
33 SRCCLKT6
SRCCLKC3/CR#_D 25
32 SRCCLKC6
VDDSRCI/O 26
31 VDDSRC
SRCCLKT4 27
30 PCI_STOP#/SRCCLKT5
SRCCLKC4 28
29 CPU_STOP#/SRCCLKC5
56-SSOP/TSSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
IC
S
9L
P
R
S
502
FSLC
2
B0b7
FSLB
1
B0b6
FSLA
1
B0b5
CPU
MHz
SRC
MHz
PCI
MHz
REF
MHz
USB
MHz
DOT
MHz
0
266.66
0
1
133.33
0
1
0
200.00
0
1
166.66
1
0
333.33
1
0
1
100.00
1
0
400.00
11
1
1. FS
LA and FSLB are low-threshold inputs.Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FS
LC is a three-level input. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
Reserved
100.00
33.33
14.318
48.00
96.00
相關(guān)PDF資料
PDF描述
9LPRS502YGLFT SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
9LPRS502YKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC56
9LPRS511EGLF SPECIALTY MICROPROCESSOR CIRCUIT, PDSO64
9LPRS525AFLFT SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
9LPRS535BFLF SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9LPRS502YGLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR
9LPRS502YKLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR
9LPRS509HGLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS509HGLF LOGIC AND TIMING MISC - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS509HGLF Logic and Timing Misc
9LPRS509PGLF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9LPRS509PGLFT 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK 制造商:Integrated Device Technology Inc 功能描述:64 TSSOP (LEAD FREE) - Tape and Reel