參數(shù)資料
型號: 992215731421
廠商: NXP SEMICONDUCTORS
元件分類: 模擬信號調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, CPGA96
封裝: PGA-96
文件頁數(shù): 10/16頁
文件大?。?/td> 224K
代理商: 992215731421
1999 November
3
Philips Semiconductors
Product specification
Full Frame CCD Image Sensor
FTF3020-M
Architecture of the FTF3020-M
The optical centres of all pixels in the image section form a square
grid. The charge is generated and integrated in this section. Output
registers are located below and above the image section for read-
out. After the integration time, the image charge is shifted one line
at the time to either the upper or lower register or to both
simultaneously, depending on the read-out mode. The left and the
right half of each register can be controlled independently. This
enables either single or multiple read-out. During vertical transport,
the C3 gates separate the pixels in the register. The central C3 gates
of the lower and upper registers are part of the left half of the sensor
(W and Z quadrants respectively). Each register can be used for
vertical binning. Each register contains a summing gate at both ends
that can be used for horizontal binning (see figure 2).
OUTPUT REGISTERS
Output buffers on each corner
Number of registers
Number of dummy cells per register
Number of register cells per register
Output register horizontal transport clock pins
Capacity of each C-clock phase
Overlap capacity between neighbouring C-clocks
Output register Summing Gates
Capacity of each SG
Reset Gate clock phases
Capacity of each RG
Three-stage source follower
2
14 (2x7)
3134 (3120+14)
6 pins per register (C1..C3)
200 pF per pin
40pF
4 pins (SG)
15pF
4 pins (RG)
15pF
IMAGE SECTION
Image diagonal (active video only)
Aspect ratio
Active image width x height
Pixel width x height
Geometric fill factor
Image clock pins
Capacity of each clock phase
Number of active lines
Number of black reference lines
Number of dummy black lines
Total number of lines
Number of active pixels per line
Number of overscan (timing) pixels per line
Number of black reference pixels per line
Total number of pixels per line
44.30 mm
3:2
36.864 x 24.576 mm
2
12x12 m
2
100%
16 pins (A1..A4)
7.5nF per pin
2048
4 (=2x2)
8 (=2x4)
2060
3072
8 (2x4)
40 (2x20)
3120
相關(guān)PDF資料
PDF描述
992215731451 SPECIALTY ANALOG CIRCUIT, CPGA96
992215731411 SPECIALTY ANALOG CIRCUIT, CPGA96
992215732011 SPECIALTY ANALOG CIRCUIT, CDIP32
992215732031 SPECIALTY ANALOG CIRCUIT, CDIP32
992215732021 SPECIALTY ANALOG CIRCUIT, CDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
992216 功能描述:CONN TERM BLK RAIL MNT N/C 16A RoHS:是 類別:過電壓,電流,溫度裝置 >> 斷路器 系列:2200 產(chǎn)品培訓(xùn)模塊:Common Circuit Protection Mistakes 產(chǎn)品目錄繪圖:3120 Series 3120 Series Panel Panel Cutout 標(biāo)準(zhǔn)包裝:1 系列:3120-F 斷路器類型:熱敏式 電壓:50VDC,250VAC 電流 - 跳閘(It):30A 極數(shù):1 觸動器類型:搖臂 安裝類型:面板安裝 相關(guān)產(chǎn)品:Y303 06801-ND - COVER INSULATED FOR 3120F BRKR 其它名稱:302-13373120-F311-P7T1-W01D-30A3120-F3P1-P7T1-W01D-30AMP
9922160002 制造商:Weidmuller 功能描述:CB2210-10,16A,W/O AUX 16.OA -EA - Bulk
9922160003 功能描述:CONN TERM BLK RAIL MNT NO/NC 16A RoHS:是 類別:過電壓,電流,溫度裝置 >> 斷路器 系列:2200 產(chǎn)品培訓(xùn)模塊:Common Circuit Protection Mistakes 產(chǎn)品目錄繪圖:3120 Series 3120 Series Panel Panel Cutout 標(biāo)準(zhǔn)包裝:1 系列:3120-F 斷路器類型:熱敏式 電壓:50VDC,250VAC 電流 - 跳閘(It):30A 極數(shù):1 觸動器類型:搖臂 安裝類型:面板安裝 相關(guān)產(chǎn)品:Y303 06801-ND - COVER INSULATED FOR 3120F BRKR 其它名稱:302-13373120-F311-P7T1-W01D-30A3120-F3P1-P7T1-W01D-30AMP
9922161302 制造商:Weidmuller 功能描述:CB2212-10 W/O AUX,T1,16A -EA - Bulk
9922161309 制造商:Weidmuller 功能描述:CB2212-10 W/NO AUX, 1 POLE 1 -EA - Bulk