- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294758 > 97SD3240RPQH (MAXWELL TECHNOLOGIES) 1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks PDF資料下載
參數(shù)資料
| 型號(hào)： | 97SD3240RPQH |
| 廠商： | MAXWELL TECHNOLOGIES |
| 元件分類： | DRAM |
| 英文描述： | 1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 中文描述： | 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 封裝： | STACK, QFP-132 |
| 文件頁(yè)數(shù)： | 11/39頁(yè) |
| 文件大?。?/td> | 759K |
| 代理商： | 97SD3240RPQH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
97SD3240
M
em
o
ry
19
All data sheets are subject to change without notice
2006 Maxwell Technologies
All rights reserved.
1.25Gb (8-Meg X 40-Bit X 4-Banks) SDRAM
05.10.06 Rev 4
Operation of the SDRAM
The following section shows operation examples of 97SD3240.
Note: The SDRAM should be used according to the product capability ( See Pin Description and AC
Characteristics.)
Read/Write Operations:
Bank Active: Before executing a read or write operation, the corresponding bank and the row address must
be activated by the bank active (ACTV) command. An interval of t
RCD is required between the bank active
command input and the following read/write command input.
Read operation: A read operation starts when a read command is input. The output buffer becomes Low-Z
in the (CAS latency - 1) cycle after read command set. The SDRAM can perform a burst read operation.
The burst length can be set to 1, 2, 4, or 8. The start address for a burst read is specified by the column
address and the bank select address (BA0/BA1) at the read command set cycle. In a read operation, data
output starts after the number of clocks specified by the CAS latency. The CAS latency can be set to 2 or 3.
When the burst length is 1, 2, 4, or 8, the D
OUT buffer automatically becomes High-Z at the next clock after
the successive burst-length data has been output.
The CAS latency and burst length must be specified at the mode register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97SD3240RPQI | 1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3240RPQK | 1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3240 | 1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3248RPQE | 1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SD3248 | RESISTOR WW POWER 700 OHM 5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 97SD3240RPQI | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3240RPQK | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3248 | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SD3248_06 | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SD3248RPQE | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。