參數(shù)資料
型號： 954206BGT
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時鐘產(chǎn)生/分配
英文描述： 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝： 6.10 MM, 0.50 MM PITCH, MO-153N, TSSOP-56
文件頁數(shù)： 18/20頁
文件大小： 315K
代理商： 954206BGT
7
Integrated
Circuit
Systems, Inc.
ICS954206B
Advance Information
0940—06/23/05
Absolute Maximum Rating
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
3.3V Core Supply Voltage
VDD_A
-
V
DD + 0.5V
V
1
3.3V Logic Input Supply
Voltage
VDD_In
-
GND - 0.5
V
DD + 0.5V
V
1
Storage Temperature
Ts
-
-65
150
°C
1
Ambient Operating Temp
Tambient
-
070
°C
1
Case Temperature
Tcase
-
115
°C
1
Input ESD protection HBM
ESD prot
-
2000
V
1
1Guaranteed by design and characterization, not 100% tested in production.
Electrical Characteristics - Input/Supply/Common Output Parameters
PARAMETER
SYMBOL
CONDITIONS*
MIN
TYP
MAX
UNITS
Notes
Input High Voltage
V
IH
3.3 V +/-5%
2
V
DD + 0.3
V
1
Input Low Voltage
V
IL
3.3 V +/-5%
V
SS - 0.3
0.8
V
1
Input High Current
I
IH
V
IN = VDD
-5
5
uA
1
I
IL1
V
IN = 0 V; Inputs with no pull-up
resistors
-5
uA
1
I
IL2
V
IN = 0 V; Inputs with pull-up
resistors
-200
uA
1
Low Threshold Input-
High Voltage
V
IH_FS
3.3 V +/-5%
0.7
V
DD + 0.3
V
1
Low Threshold Input-
Low Voltage
V
IL_FS
3.3 V +/-5%
V
SS - 0.3
0.35
V
1
Operating Supply Current
I
DD3.3OP
Full Active, C
L = Full load;
350
mA
1
Operating Current
I
DD3.3OP
all outputs driven
400
mA
1
all diff pairs driven
70
mA
1
all differential pairs tri-stated
12
mA
1
Input Frequency
F
i
V
DD = 3.3 V
14.31818
MHz
2
Pin Inductance
L
pin
7nH
1
C
IN
Logic Inputs
5
pF
1
C
OUT
Output pin capacitance
6
pF
1
C
INX
X1 & X2 pins
5
pF
1
Clk Stabilization
T
STAB
From VDD Power-Up or de-
assertion of PD to 1st clock
1.8
ms
1
Modulation Frequency
Triangular Modulation
30
33
kHz
1
Tdrive_PD
CPU output enable after
PD de-assertion
300
us
1
Tfall_PD
PD fall time of
5
ns
1
Trise_PD
PD rise time of
5
ns
1
SMBus Voltage
V
DD
2.7
5.5
V
1
Low-level Output Voltage
V
OL
@ I
PULLUP
0.4
V
1
Current sinking at
V
OL = 0.4 V
I
PULLUP
4mA
1
SCLK/SDATA
Clock/Data Rise Time
T
RI2C
(Max VIL - 0.15) to
(Min VIH + 0.15)
1000
ns
1
SCLK/SDATA
Clock/Data Fall Time
T
FI2C
(Min VIH + 0.15) to
(Max VIL - 0.15)
300
ns
1
*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%
1Guaranteed by design and characterization, not 100% tested in production.
2 Input frequency should be measured at the REF pin and tuned to ideal 14.31818MHz to meet ppm frequency accuracy on PLL outputs.
Input Low Current
Powerdown Current
I
DD3.3PD
Input Capacitance
相關(guān)PDF資料
PDF描述
954206BFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
954206BFLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
9552-6006-01 RF/MICROWAVE FIXED ATTENUATOR
9552-6006-03 RF/MICROWAVE FIXED ATTENUATOR
9552-6006-04 RF/MICROWAVE FIXED ATTENUATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9-5-421 功能描述:3M 421 LEAD FOIL TAPE - 9" X 5YD 制造商:3m (tc) 系列:421 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
954213AGLF 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR MOBILE P4 SYSTEMS
954213AGLFT 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR MOBILE P4 SYSTEMS
954217AGLF 制造商:Integrated Device Technology Inc 功能描述:
954217AGLFT 制造商:Integrated Device Technology Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*